

國 立 交 通 大 學

電子物理學系

碩士論文

新型低溫複晶矽非揮發性奈米鍺晶體捕獲儲存層
記憶體元件



**Novel Low Temperature Poly-Si Thin Film Nonvolatile
Memory with Ge nanocrystals Trapping Layer**

研究生：黃竣祥
指導教授：趙天生 博士

中華民國 九十五年 六月

新型低溫複晶矽非揮發性奈米鍺晶體捕獲儲存層
記憶體元件

**Novel Low Temperature Poly-Si Thin Film Nonvolatile Memory
with Ge nanocrystals Trapping Layer**

研究生：黃竣祥
指導教授：趙天生 博士

Student: Jyun-Siang Hunag
Advisor: Tien-Sheng Chao

國立交通大學



A Thesis
Submitted to Department of Electrophysics
National Chiao Tung University
In partial Fulfillment of the Requirements
For the Degree of Master of Science
In
Electrophysics

June 2006
HsinChu, Taiwan, Republic of China

中華民國 九十五年 六月

新型低溫複晶矽非揮發性奈米鍺晶體捕獲儲存層 記憶體元件

研究生：黃竣祥

指導教授：趙天生 博士

國立交通大學

電子物理學系

摘要

在本論文中，我們提出在低溫複晶矽薄膜上製作非揮發性快閃記憶體元件。為了克服傳統浮動閘極記憶體結構微縮的瓶頸，已有奈米矽晶體記憶體元件被提出。當穿隧介電質變薄時，奈米晶體記憶體被證實有良好的資料保存特性以及較低的電源損耗。由於鍺相較於矽有較小的能帶間隙以及較低的結晶溫度，並且相容於目前的 CMOS 製程技術，我們首次提出並成功地製作低溫複晶矽非揮發性奈米鍺晶體膜薄記憶體元件。由穿透式電子顯微鏡可知奈米鍺晶體直徑大約為 10 奈米，且元件的記憶體特性以及其可靠度也相當穩健。我們亦利用薄膜電晶體元件的基本特性，提出利用浮接基體引發汲極雪崩熱電子之寫入操作模式，並進一步探討此寫入模式在不同通道薄膜厚度以及不同元件尺寸所造成的寫入效益特性以及其所需之操作電壓。在寫入速度的特性量測中，我們發現因通道薄膜厚度越薄、元件尺寸越小時，會有越顯著的浮接基體效應，所以以較低的操作電壓(10 伏特)即可有很快的寫入速度，10 微秒即可達到約 1 伏特的記憶體視窗。此一現象表示浮接基體引發汲極雪崩熱電子有極高的注入效益。在另一方面，我們使用能階對能階熱電洞注入作為抹除操作模式，亦探討在不同通道薄膜厚度和不同元件尺寸之抹除速度以及其所需之操作電壓。在抹除速度的特性量測中，我們發現元件尺寸越小，可以較低的操作電壓(10 伏特)即可達到很快的抹除速度，抹除時間亦在微秒等級。

在非揮發性記憶體元件中，最重要的兩項可靠度問題為資料保存能力以及寫入抹除耐久度測試。我們亦針對此兩項可靠度問題對我們的元件進行測試。我們分別在室溫以及 85°C 高溫進行資料保存能力測試。在室溫方面，奈米鍺晶體表現出優異的資料儲存能力，推測十年後的電荷保存能力可維持在 90% 以上。但在 85°C 高溫，由於穿隧氧化層之品質較差所以導致部份儲存電荷流失。在另一寫入抹除耐久度測試方面，記憶體元件經過資料反覆寫入及抹除一萬次，記憶體視窗都可維持在 60% 以上，並無因為反覆寫入抹除

而造成記憶視窗關閉的情形。由於快閃記憶體設計皆為元件陣列排列，故抗閘極干擾以及抗汲極干擾亦是相當重要的問題。我們也分別對抗閘極干擾以及抗汲極干擾特性進行研究，實驗觀察中發現我們的元件有優良的抗閘極干擾，經由 1000 秒的閘極電壓應力測試，臨界電壓漂移皆可控制在 0.3 伏特以內。在抗汲極干擾方面，由於汲極電壓應力造成穿隧氧化層內載子捕獲態的產生，使得臨界電壓往上漂移。但經 100 秒測試，臨界電壓漂移亦在 0.4 伏特以內。由於我們製作的載子捕獲層為分離之奈米鍺晶體，所以我們進行單一記憶胞多重位元之操作特性研究。經由一次的寫入動作之後，利用不同正向汲極電壓進行讀取，即可讀取到不同的臨界電壓值。由此特性研究，亦同時證實我們的載子捕獲層確實為分離之奈米鍺晶體並且單一記憶胞具有多重位元儲存之能力。從我們的研究可知，低溫複晶矽非揮發性奈米鍺晶體膜薄記憶體元件具有相當優異的寫入抹除速度以及元件越微縮亦以較小操作電壓及達到快速操作速度，並且具有單一記憶胞多重位元儲存之能力。若能增進穿隧氧電層之品質以大幅改善元件之可靠度，相信未來在低溫複晶矽非揮發性記憶體元件的應用將有優異的表現。



Novel Low Temperature Poly-Si Thin Film Nonvolatile Memory with Ge nanocrystals Trapping Layer

Student : Jyun-Siang Huang

Advisors : Dr. Tien-Sheng Chao

Department of Electrophysics

National Chiao Tung University

Abstract

In this thesis, we proposed the fabrication of low temperature polycrystalline silicon thin film with nonvolatile flash memory as named the SONOS-type poly-Si TFTs memories. To overcome the scaling limits of the conventional FG structure, Tiwari et al. for the first time demonstrated the Si nanocrystal floating gate memory device in the early nineties. Also, the nanocrystal memory device can maintain good retention characteristics when tunnel oxide is thinner and lower the power consumption. Due to the relatively small band-gap compared to Si and compatibility with CMOS technology currently used, germanium nanocrystal is considered to be an idea memory node. We, for the first time, demonstrated Ge nanocrystals for low temperature poly-Si TFTs memory device application.

We utilized the basic characteristic of thin film devices, and proposed floating body induced drain avalanche hot electrons injection for program operation mode. And further, we investigated the injection efficiency and operations voltage on different channel thickness and size device for this program mode. For program speed measurement, we found serious floating body effect for thicker channel thickness and smaller size device. Accordingly, it needed only lower drain voltage bias and then can reach faster program speed. This phenomenon revealed that injection efficiency of floating body induced drain avalanche hot electrons is very high. On the other hand, the erase operation mode is band-to-band hot holes injection. And for program speed measurement, we also found that it needed only lower drain voltage bias and then can reach faster erase speed. The program and erase of our device needs time smaller than ms order.

We also discussed two important reliability issues. They are data retention and P/E cycle called endurance, respectively. We measured the data retention at room temperature and high temperature at 85°C. At room temperature, Ge nanocrystals show excellent capability of

data retention. But at 85°C, bad tunnel oxide quality resulted in charge loss. For endurance, memory window can maintain above 60% after 10^4 P/E cycle without threshold voltage window closure. Due to array of memory devices, the program disturbance that is gate disturbance and drain disturbance is a quiet important issue. We found good gate disturbance for our devices. The threshold voltage shifted smaller than 0.3V after 1000s gate bias stress. And as a result of trap state generated in tunnel oxide after 100s drain bias stress, the threshold voltage shifted about 0.4V.

Since we successfully fabricated Ge nanocrystals trapping layer, we analyzed if our devices has multi-level per one memory cell. After once program operation, the different threshold voltages were observed while we use the forward reading operation. The phenomenon is believed due to that charge is trapped locally. According to our research, we have demonstrated that low temperature poly-Si thin film nonvolatile memory with Ge nanocrystals has faster program and erase speed, lower operation voltage for scaled device, and multi-level per one memory cell. If we can improve the quality of tunnel oxide in order to promote the reliability, we believed this TFT flash memories are very promising for the future flash memory application.



誌謝

時間光陰似箭，研究所的訓練過程，就以此論文做個結尾，暫時為學生生涯畫上句號。心裡由衷的感謝與高興，這段時間在指導教授趙天生老師的實驗室度過充實且愉悅的兩年。滿懷感激地感謝趙天生老師，在各個方面，無論是實驗的啟發、論文的指導，更在做人做事方面都給予相當大的啟示，老師待人處事的風範，更是我要努力學習的對象，將來面對漫長的人生旅途必將受用無窮。

再來要感謝的是指導我做實驗、討論想法，以及畢業論文的郭柏儀學長。學長認真嚴謹、絲毫不苟、不畏失敗的做事精神，令學弟們敬畏，亦是我學習的最佳典範。在研究論文的過程，永遠都不會忘記跟學長那段在NDL無塵室裡以及在實驗室量測，幾乎每天熬夜趕進度的日子。平時即便是學長回家，亦時常來電關心實驗進度及狀況並適時給予指導，如此帶學弟的精神，令我感佩。在此還要感謝李耀仁博士、羅文政學長、陳建豪學長、吳家豪學長、張宗憲學長，吳偉成學長和馬鳴汶學長在做待人待物以及實驗和論文上的指導，寶貴的意見令我受益良多。另外特別感謝吳偉成學長，用心地照顧實驗室的每個人，也使得實驗室的氣氛日益融洽，讓我能有一個愉快的研究環境。也要感謝彥學、佩珊、武欽、棟煥一起研究論文做實驗的日子，還有一群可愛的學弟妹，國興、美君、德馨、宗諭、嘉塵、宜憲、妍心，因為有你們實驗室充滿歡樂的氣氛，也謝謝妳們在我做實驗時的幫忙，我不會忘記跟大家一起愉快努力的這段日子。

最後，要此我要特別感謝我的父親黃章銘先生和母親林鳳女士並表達最感謝的敬意，父、母親省吃儉用辛勤工作維持家裡生計，撫養我們四個小孩長大，並授與良好的教育環境，無怨無悔的付出令我有難以言盡的感激之意，畢業後父母親才得以休息享樂，謝謝你們。我在此再一次由衷的感激所有幫助過我的人，沒有你們的關懷與幫助，就沒有今天的竣祥，感激之心永難忘懷。

Contents

Abstract (Chinese)	I
Abstract (English)	III
Acknowledge	V
Contents	VI
Table Captions	VIII
Figure Captions	IX

Chapter 1 Introduction 1

1.1 Brief Introduction of Poly-Si TFT	1
1.2 Introduction of Non-Volatile Flash Memory	3
1.3 Motivation.....	5
1.4 Organization of This Thesis.....	6

Chapter 2 Experimental Procedures and Device Operations 9

2.1 Device Fabrication.....	9
2.2 Typical Threshold Voltage Parameter Extraction	10
2.3 Measurement Equipment Setup	10
2.4 Program and Erase Operation	11
2.5 Endurance and Retention	12
2.6 The Disturbance	13

Chapter 3 Electrical Characteristics of TFT Flash Memory 19

3.1 Program and Erase Mechanisms.....	19
3.1.1 Floating Body Effect Induced Drain Avalanche in Poly-Si Thin Film Transistors	19
3.1.2 Transfer Characteristic of Program/Erase State.....	21

3.2	Characteristics of Program/Erase.....	21
3.2.1	Program Speed.....	21
3.2.2	Erase Speed	23
3.3	Characteristics of Retention and Endurance	24
3.4	Characteristics of Disturbance	26
3.5	2-Bits Operation.....	27
Chapter 4 Conclusion.....		64
Reference		66



Table Captions

Chapter 3

Table 3-1 Summary for program memory window of 1ms program time. The comparison of $V_G=10V$ and different V_D . The program voltage is lower for 100nm channel thickness than 50nm ones. And the smaller gate length needs only lower operation voltage for the same V_t shift.

Table 3-2 Summary for program memory window of 1ms program time. The comparison of $V_G=12V$ and different V_D . The program voltage is lower for 100nm channel thickness than 50nm ones. And the smaller gate length needs only lower operation voltage for the same V_t shift.

Table 3-3 Summary for erase V_t shift of 100 ns erase time. The comparison of $V_G=-10V$ and different V_D . The erase voltage is lower for 100nm channel thickness than 50nm ones. And the smaller gate length needs only lower operation voltage for the same V_t shift.

Table 3-4 Summary for erase V_t shift of 100 ns erase time. The comparison of $V_G=-12V$ and different V_D . The erase voltage is lower for 100nm channel thickness than 50nm ones. And the smaller gate length needs only lower operation voltage for the same V_t shift.

Table 3-5. Summary for read multi-level operation. After once program, we have different V_t shift for different forward read V_D . The interval of each state is larger than 1.4V. This table shows V_t shift of six state.

Figure Captions

Chapter 1

Fig. 1.1 Schematic of a 3×3 partial NOR array with stacked gate cells. One drain contact hole is needed every two cells, leading to a typical unit cell size of $10 F^2$.

Fig. 1.2 Schematic cross sectional view of stacked gate Flash memory cell along cell channel direction. The channel hot electron programming near drain side and FN-tunneling source erase are symbolized with arrows.

Fig. 1.3 Schematic illustration shows the band-to-band tunneling (BTBT) phenomenon in circled region when there is a high gate to source bias.

Chapter 2

Fig. 2.1 Process flows of low temperature poly-Si TFTs. After deposited 300nm passivation oxide, dopant activation, metallization, and NH_3 plasma treatment, we had finished device fabrication. During the dopant activation step, the Ge trapping layer was recrystallized and Ge nanocrystals embedded oxide were formed.

Fig. 2.2 (a) Cross-sectional TEM image of the gate stack. (b) The Ge nanocrystals with about diameter of 11nm are formed on the TEOS tunneling oxide.

Fig. 2.3 The experimental setup for the transfer characteristic and program/erase characteristic of LTPS TFTs with Ge nanocrystals memory.

Fig. 2.4 During Cell A is programmed, the gate disturbance takes place in Cell B and the drain disturbance takes place in Cell C.

Chapter 3

Fig. 3-1 Illustration of floating body effect in a TFT device, when $V_G=V_S$ is 0V and V_D is 12V.

Fig. 3-2 Illustration of floating body effect induced drain avalanche hot electron injection in a TFT memory, when $V_G=10\text{V}$, $V_S=0\text{V}$ and $V_D=12\text{V}$. And the mechanism of additional injection due to the floating base of the parasitic npn bipolar.

Fig. 3-3 Drain avalanche current for 50nm of channel thickness with different width and V_G ,

(a) gate length is $1\mu\text{m}$, and (b) gate length is $0.8\mu\text{m}$. When gate length is smaller, drain avalanche voltage is smaller.

Fig. 3-4 Drain avalanche current for 100nm channel thickness with different width and V_G , (a) gate length is $1\mu\text{m}$, and (b) gate length is $0.8\mu\text{m}$. When gate length is smaller, drain avalanche voltage is smaller.

Fig. 3-5 Comparison for drain avalanche current of different channel thickness and V_G , (a) gate length and width are $1\mu\text{m}$, and (b) gate length and width are $0.8\mu\text{m}$. The floating body induced drain avalanche will occur more early for 100nm channel thickness.

Fig. 3-6 The linear characteristic of program current and comparison of different channel thickness with 10V gate voltage. (a) Gate length and width are $1\mu\text{m}$, and (b) gate length and width are $0.8\mu\text{m}$.

Fig. 3-7 Transfer characteristic of erase state and program state, when gate length and width is both $0.8\mu\text{m}$. (a) Channel thickness is 50nm, and (b) channel thickness is 100nm. A memory window larger than 8V can be easily achieved. When channel thickness is 50nm, leakage current of program state is lower.

Fig. 3-8 Program speed characteristic for different programming conditions. This gate length and width are both $1\mu\text{m}$, and channel thickness is 50nm. (a) At $V_G=10\text{V}$ and different V_D . (b) At $V_G=12\text{V}$ and different V_D . The programming time can be as short as $10\mu\text{s}$ if the windows margin is set about 1V with $V_D=12\text{V}$.

Fig. 3-9 Program speed characteristic of different programming conditions for $1\mu\text{m}$ gate length and width, and 50nm channel thickness. (a) At $V_D=11\text{V}$ and different V_G . (b) At $V_D=12\text{V}$ and different V_G . When applying the same V_D , that V_G is increased doesn't obviously improve program speed.

Fig. 3-10 Program speed characteristic for different programming conditions. This gate length and width are both $0.8\mu\text{m}$, and channel thickness is 50nm. (a) At $V_G=10\text{V}$ and different V_D . (b) At $V_G=12\text{V}$ and different V_D . The programming time can be as short as $10\mu\text{s}$ if the windows margin is set about 1V with $V_D=11\text{V}$.

Fig. 3-11 Program speed characteristic of different programming conditions for $0.8\mu\text{m}$ gate length and width, and 50nm channel thickness. (a) At $V_D=10\text{V}$ and different V_G . (b) At $V_D=11\text{V}$ and different V_G . When applying the same V_D , that V_G is increased doesn't obviously improve program speed.

Fig. 3-12 Program speed characteristic for different programming conditions. This gate length and width are both $1\mu\text{m}$, and channel thickness is 100nm. (a) At $V_G=10\text{V}$ and

different V_D . (b) At $V_G=12V$ and different V_D . The programming time can be as short as $10\mu s$ if the windows margin is set about $1V$ with $V_D=11V$.

Fig. 3-13 Program speed characteristic of different programming conditions for $1\mu m$ gate length and width, and $100nm$ channel thickness. (a) At $V_D=10V$ and different V_G . (b) At $V_D=11V$ and different V_G . When applying the same V_D , that V_G is increased doesn't obviously improve program speed.

Fig. 3-14 Program speed characteristic for different programming conditions. This gate length and width are both $0.8\mu m$, and channel thickness is $100nm$. (a) At $V_G=10V$ and different V_D . (b) At $V_G=12V$ and different V_D . The programming time can be as short as $10\mu s$ if the windows margin is set about $1V$ with $V_D=10V$.

Fig. 3-15 Program speed characteristic of different programming conditions for $0.8\mu m$ gate length and width, and $100nm$ channel thickness. (a) At $V_D=9V$ and different V_G . (b) At $V_D=10V$ and different V_G . When applying the same V_D , that V_G is increased doesn't obviously improve program speed.

Fig. 3-16 Erase speed characteristic for different erasing conditions. This gate length and width are both $1\mu m$, and channel thickness is $50nm$. (a) At $V_G=-10V$ and different V_D . (b) At $V_G=-12V$ and different V_D . The erasing time can be as short as μs order.

Fig. 3-17 Erase speed characteristic of different erasing conditions for $1\mu m$ gate length and width, and $50nm$ channel thickness. (a) At $V_D=11V$ and different V_G . (b) At $V_D=12V$ and different V_G .

Fig. 3-18 Erase speed characteristic for different erasing conditions. This gate length and width are both $0.8\mu m$, and channel thickness is $50nm$. (a) At $V_G=-10V$ and different V_D . (b) At $V_G=-12V$ and different V_D . The erasing time can be as short as μs order.

Fig. 3-19 Erase speed characteristic of different erasing conditions for $0.8\mu m$ gate length and width, and $50nm$ channel thickness. (a) At $V_D=10V$ and different V_G . (b) At $V_D=11V$ and different V_G .

Fig. 3-20 Erase speed characteristic for different erasing conditions. This gate length and width are both $1\mu m$, and channel thickness is $100nm$. (a) At $V_G=-10V$ and different V_D . (b) At $V_G=-12V$ and different V_D . The erasing time can be as short as μs order.

Fig. 3-21 Erase speed characteristic of different erasing conditions for $1\mu m$ gate length and width, and $100nm$ channel thickness. (a) At $V_D=10V$ and different V_G . (b) At $V_D=11V$ and different V_G .

Fig. 3-22 Erase speed characteristic for different erasing conditions. This gate length and width are both $1\mu\text{m}$, and channel thickness is 100nm . (a) At $V_G=-10\text{V}$ and different V_D . (b) At $V_G=-12\text{V}$ and different V_D . The erasing time can be as short as μs order.

Fig. 3-23 Erase speed characteristic of different erasing conditions for $0.8\mu\text{m}$ gate length and width, and 100nm channel thickness. (a) At $V_D=9\text{V}$ and different V_G . (b) At $V_D=10\text{V}$ and different V_G .

Fig. 3-24 Endurance characteristic of 50nm channel thickness. This gate length and width are both $0.8\mu\text{m}$. Memory window narrow to about 3V after 10^4 P/E cycles.

Fig. 3-25 Endurance characteristic of 100nm channel thickness. This gate length and width are both $0.8\mu\text{m}$. Memory window narrow to about 2V after 10^4 P/E cycles.

Fig. 3-26 Data retention characteristic of high state and low state for 50nm channel thickness. This gate length and width are both $1\mu\text{m}$. (a) At temperature $T=25^\circ\text{C}$, and (b) at temperature $T=85^\circ\text{C}$.

Fig. 3-27 Data retention characteristic of high state and low state for 50nm channel thickness. This gate length and width are both $0.8\mu\text{m}$. (a) At temperature $T=25^\circ\text{C}$, (b) At temperature $T=85^\circ\text{C}$.

Fig. 3-28 Data retention characteristic of high state and low state for 100nm channel thickness. This gate length and width are both $1\mu\text{m}$. (a) At temperature $T=25^\circ\text{C}$, (b) At temperature $T=85^\circ\text{C}$.

Fig. 3-29 Data retention characteristic of high state and low state for 100nm channel thickness. This gate length and width are both $0.8\mu\text{m}$. (a) At temperature $T=25^\circ\text{C}$, (b) At temperature $T=85^\circ\text{C}$.

Fig. 3-30 Programming gate disturbance characteristic of 50nm channel thickness at $V_G=10\text{V}$ and $V_G=12\text{V}$. (a) $W/L=1\mu\text{m}/1\mu\text{m}$, (b) $W/L=0.8\mu\text{m}/0.8\mu\text{m}$. The V_t shift of gate disturbance is lower than 0.3V for 1000s stress with $V_G=12\text{V}$.

Fig. 3-31 Programming gate disturbance characteristic of 100nm channel thickness at $V_G=10\text{V}$ and $V_G=12\text{V}$. (a) $W/L=1\mu\text{m}/1\mu\text{m}$, (b) $W/L=0.8\mu\text{m}/0.8\mu\text{m}$. The V_t shift of gate disturbance is lower than 0.3V for 1000s stress with $V_G=12\text{V}$.

Fig. 3-32 Drain disturbance characteristic of 50nm channel thickness. (a) $W/L=1\mu\text{m}/1\mu\text{m}$ at $V_D=11\text{V}$ and $V_D=12\text{V}$, and (b) $W/L=0.8\mu\text{m}/0.8\mu\text{m}$ at $V_D=10\text{V}$ and $V_D=11\text{V}$. The V_t shift of drain disturbance is lower than 0.5V and 0.8V for (a) and (b) at the worse condition of 100sec stress, respectively.

Fig. 3-33 Drain disturbance characteristic of 100nm channel thickness. (a) $W/L=1\mu\text{m}/1\mu\text{m}$ at

$V_D=10V$ and $V_D=11V$, and (b) $W/L=0.8\mu m/0.8\mu m$ at $V_D=9V$ and $V_D=10V$. The V_t shift of drain disturbance is lower than $0.4V$ for (a) and (b) at the worse condition of 100sec stress, respectively.

Fig. 3-34 The characteristic of read multilevel operations. After once program, we use different V_D to forward read and we will get different V_t due to drain-side shielded.



Chapter 1

Introduction

1.1 Brief Introduction of Poly-Si TFTs

In 1966, the first polycrystalline silicon thin-film transistors (poly-Si TFTs) were fabricated by C.H. Fa *et al.* [1]. In recent years, poly-Si TFTs have drawn much attention because of their widely applications on active matrix liquid crystal displays (AMLCDs) [2], and organic light-emitting displays (OLEDs) [3]. Except large area displays, poly-Si TFTs also have been applied into some memory devices such as dynamic random access memories (DRAMs) [4], static random access memories (SRAMs) [5], electrical programming read only memories (EPROMs) [6], electrical erasable programming read only memories (EEPROMs) [7], linear image sensors [8], thermal printer heads [9], photo-detector amplifier [10], scanner, neural networks [11]. Lately, some superior performances of poly-Si TFTs also have been reported by scaling down device dimension or utilizing novel crystallization technologies to enhance poly-Si film quality [12-13]. This provides the opportunity of using poly-Si TFTs into three dimension (3-D) integrated circuit fabrication. Of course, the application in AMLCDs is the primary trend, leading to rapid developing of poly-Si TFT technology.

The major attraction of applying polycrystalline silicon thin-film transistors (poly-Si TFTs) in active matrix liquid crystal display (AMLCDs) lies in the greatly improved carrier mobility in poly-Si film and the capability of integrating the pixel switching elements and the capability to integrate panel array and peripheral driving circuit on the same substrates. [14-16] In poly-Si film, carrier mobility larger than $10 \text{ cm}^2/\text{Vs}$ can be easily achieved, that is enough to used as peripheral driving circuit including n- and p-channel devices. This enables the fabrication of peripheral circuit and TFT array on the same glass substrate, bring the era of

system-on-plane (SOP) technology. The process complexity can be greatly simplified to lower the cost. In addition, the mobility of poly-Si TFTs is much better than that of amorphous ones; the dimension of the poly-Si TFTs can be made smaller compared to that of amorphous Si TFTs for high density, high resolution AMLCDs; and the aperture ratio in TFT array can be significantly improved by using poly-Si TFTs as pixel switching elements. This is because that the device channel width can be scaled down while meeting the same pixel driving requirements as in α -Si TFT AMLCDs.

However, some problems still exist in applying poly-Si TFTs on large-area displays. In comparison with single-crystalline silicon, poly-Si is rich in grain boundary defects as well as intra-grain defects, and the electrical activity of the charge-trapping centers profoundly affects the electrical characteristics of poly-Si TFTs. Large amount of defects serving as trap states locate in the disordered grain boundary regions to degrade the ON current seriously [17]. Moreover, the relatively large leakage current is one of the most important issues of conventional poly-Si TFTs under OFF-state operation [18-19]. The dominant mechanism of the leakage current in poly TFTs is field emission via grain boundary traps due to the high electric field near the drain junction. To solve these problems, some crystallization methods, such as excimer laser annealing (ELA), has been introduced to enlarge the grain size [20]. A drain offset region or lightly-doped drain (LDD) region is used to effectively lower leakage current by decreasing drain electric field [21]. Up to date, some studies of poly-Si TFTs also focus on developing new technologies to lower the maximum fabrication temperature, which enables the use of low-quality glass and therefore reduce production cost [22]. Some reported papers focus on the fabrication and characterization of small-dimensional poly-Si TFTs [23], which has high driving ability and high resolution and can be applied on AMLCD peripheral circuitry or the high-resolution projectors. In summary, it is expected that the poly-Si TFTs will become more and more important in future technologies, especially when the 3-D circuit integration era comes. More researches studying the related new technologies and the

underlying mechanisms in poly-Si devices' operation with shrinking dimensions are therefore worthy to be explored [24].

1.2 Introduction of Non-Volatile Flash Memory

In the past decade, Flash memory market has been driven by cellular phone and other types of electronic portable equipment (MP3 audio player, digital camera, and so on). It would further explosively grow in mass storage applications such as memory card and removable storage (e.g. USB Flash driver). Flash memory cell was firstly invented in 1984 [25]. It was realized by a $2\mu\text{m}$ triple poly-silicon technology with a cell size of $64\mu\text{m}^2$ to compose of a 256Kb chip [26]. It is based on the same concept of a floating-gate EPROM [27]. However, the erase is performed on a block of cells (or a whole chip) at the same time via electrical method. Such flash erase much increases the erase speed and thus earn the name after that [28].

The nonvolatility of semiconductor memory devices is usually achieved by charge storage in the multilayer gate structure of a field effect transistor or by polarizing the ferroelectric material in a ferroelectric capacitor/transistor. With respect to charge storage devices, there are two kinds of them. (a) Charge Trapping Devices: Charge is stored in the traps at the interfaces of a multilayer gate structure and/or in the insulator bulk, such as the metal nitride oxide silicon (MNOS) structure [29-30]. (b) Floating Gate Devices: Charge is stored in a thin conducting or semiconductor layer or conducting particles sandwiched between insulators [31-32]. Because of their lower endurance and retention, MNOS devices are used only in specific applications. On the contrary, floating gate devices are at the basis of every modern nonvolatile memory, and are used in particular for flash applications. Since the floating-gate concept is proposed in 1971 [33-34], Flash memories are destined to be the most powerful candidates for nonvolatile memories, which retain the data content even when the power is no longer supplied up to 10 years. Flash memories not only have the merits of dense

integration of EPROM (which uses electrically programming and long-time UV erasure) but electrically erasure ability of EEPROM (which is a 2-transistor structure with electrically programming and erasing) [35].

Although many architectures are proposed, two main Flash architectures are NOR (such as Fig. 1-1) and NAND architectures. In 1999, the NOR architecture possesses almost 85% of Flash devices, but in recent year, great demands on mass storage application in mobile phones, digital cameras, and PDAs increase the NAND possession rate to almost the same rate of NOR. Both NOR and NAND structures are highly potential and full of profits from 2004.

The stacked gate Flash memory is the most straight forward structure of floating gate device (see Fig. 1-2). Products with this structure in present market are mainly based on the ETOX concept (EPROM with thin oxide), which was proposed by Intel in 1984 [36]. Programming is performed by channel hot electron injection occurred near the drain side with control-gate voltage (V_{CG}), drain voltage (V_D), typically, in several μ s. Erasure is achieved by Folwer-Nordheim (FN) tunneling from FG to source or to both source and channel regions in a range of ms to a few seconds. Two erase schemes are classified by V_{CG} : (i) grounded gate source erase and (ii) negative gate source erase. As the naming, the negative gate erase will use a smaller source voltage than that of grounded gate erase for the same oxide field magnitude. The latter scheme has the advantages of larger margin with respect to breakdown voltage limitation in source-substrate junction and large tolerance on band-to-band tunneling leakage. The band-to-band tunneling (BTBT) is remarkable when a large positive bias is applied on source (V_S) in grounded gate erase (see Fig. 1-3). The parasitic current demands a large current for common source structure during erasure; moreover, the high V_S may cause some BTBT generated holes being accelerated by lateral field (source to substrate) to a high energy. Afterwards, some hot holes will be injected into tunnel oxide and degrade the device with transconductance lowering, overerase problems, and poor endurance characteristics [37].

Although the negative gate erase has so many advantages, drawback exists due to the circuit overhead from additional on-chip charge pump for negative gate erase scheme [38].

1.3 Motivation

Development of the “System-on-Plane” (SOP) display with low temperature Poly-Si (LTPS) TFTs has rapidly advanced recently. The LTPS TFT LCDs achieve high resolution, high luminance displays, which allow us to integrate various functional circuits onto the display panels. The new functional devices fabricated on the glass can increase the flexibility of circuits for the display. The display based on above opinion incorporated with nonvolatile memories becomes an attractive topic recently. Low-temperature poly-Si nonvolatile memory can provide us a new direction to integrate analogue and digital display circuits for the display system. However, up to date, there are a few reports that focus on nonvolatile memories using LTPS TFTs on glass.

In order to overcome the scaling limits of the conventional FG structure, and compatible with low temperature TFTs process. We proposed a Ge trapping layer for low temperature poly-Si TFTs with a low operating voltage and significant threshold-voltage shift. Compared with conventional in-situ Si floating gate, deposition temperature of Si layer is higher and doped Si floating gate thickness is thicker. So Si FG memory has larger operating voltage and critically scaling issue. On the other hand, Ge has a narrower bandgap and a similar electron affinity [39], and trapping ability of Ge layer is better than Si FG. Deposition temperature of Ge layer is lower about 400°C. It is appropriate for low temperature poly-Si TFTs process. The Ge layer has better trapping ability without doping, so it need only very thin layer. For scaling issue, Ge trapping layer will be the candidate of future LTPS nonvolatile TFTs memory. In this thesis, we also discuss program and erase mechanism for thin film device. The SOI and TFTs are also floating body devices, and because of floating body, it will cause drain avalanche to occur early. So we utilized impact ionization of drain

avalanche to improve carrier injection efficiency and program/erase speed. Also we can reduce operation voltage. We demonstrated that LTPS TFTs with Ge trapping layer can be scale down, reduce program/erase voltage and improve program/erase speed.

1.4 Organization of This Thesis

The organization of this thesis is separated into four chapters. After a brief introduction in Chapter 1, we will introduce the devices fabrication, experimental measurement, the basic property of thin film transistor including the parameter extraction, program/erase mechanism. And we will discuss the influence of floating body drain avalanche in Chapter 2. In Chapter 3, we demonstrated a nonvolatile memory on low temperature polycrystalline silicon TFTs with Ge trapping layer. We will show the basic characteristics of the SOGOS memory and compare the device performance with various channel film thickness and device dimension, including program/erase speed, endurance, data retention, gate disturbance and drain disturbance. Finally, the conclusion and future work are given in Chapter 4.




Fig. 1-1 Schematic of a 3×3 partial NOR array with stacked gate cells. One drain contact hole is needed every two cells, leading to a typical unit cell size of $10 F^2$.




Fig. 1-2 Schematic cross sectional view of stacked gate Flash memory cell along cell channel direction. The channel hot electron programming near drain side and FN-tunneling source erase are symbolized with arrows.




Fig. 1-3 Schematic illustration shows the band-to-band tunneling (BTBT) phenomenon in circled region when there is a high gate to source bias.



Chapter 2

Experimental Procedures and Device Operations

2.1 Device Fabrication

The schematic diagram of the fabrication process is illustrated in Fig. 2-1. First, a 550-nm thick oxide was deposited on the (100) 6-inch wafers. Then, a 50-nm and 100-nm thick a-Si layer was deposited as the active layer in a LPCVD system using SiH₄ as source at 550°C. The a-Si was crystallized to poly-Si by solid phase crystallization (SPC) process at 600°C for 24 hours. Then the wafers were subjected to photolithography for active region definition. After a standard RCA cleaning, we deposited 11-nm TEOS oxide as tunneling oxide. Then, we deposited a thin a-Si layer, and deposited a thin Ge layer in LPCVD system using GeH₄ at low temperature as trapping layer. A blocking oxide about 44nm was then deposited using TEOS oxide. A 200-nm thick a-Si was deposited to serve as the gate electrode by LPCVD. Subsequently, the n⁺ gate was formed by ion implantation of phosphorous at 10 keV to a dose of 5x10¹⁵ cm⁻².

Then the a-Si gate electrode and the Ge/Si trapping layer with tunneling oxide were etched by poly-Si dry etcher (TCP- 9400) and the oxide dry etcher (TEL-5000), respectively. The wafers were ion implanted by phosphorous. The energy and the dose of implantation were 15 keV to dose 5x10¹⁵ cm⁻² and 25keV to dose 5x10¹⁵ cm⁻² for channel thickness 50-nm and 100-nm , respectively. Then, the n⁺ gate, n⁺ source and n⁺ drain region were activated at 600°C for several hours (? hour). At the same time, n⁺ a-Si gate was crystallized to n⁺ poly-Si gate. During this activation period, the previously deposited Ge trapping layer recrystallized and then formed into nanocrystals, which were embedded in oxide. As shown Fig. 2-2, the cross-sectional TEM image of the gate stack shows Ge nanocrystal embedded oxide. The

nanocrystal size was estimated about diameter of 11 nm in average. Next, a 300-nm thick TEOS oxide was deposited as passivation layer and patterned for contact holes opening. A 500-nm thick Al was immediately thermal evaporated, followed by lithography for Al pad pattern definition. The LTPS TFTs with Ge trapping layer memory was finished.

2.2 Typical Threshold Voltage Parameter Extraction

In this section, the methodology of extracting typical parameters, such as threshold voltage from device characteristics, are briefly introduced. Plenty ways are used to determinate the threshold voltage which is the most important parameter of semiconductor devices. The method to determinate the threshold voltage in my thesis is the *constant drain current method* that the voltage at a specific drain current I_N is taken as the threshold voltage. This technique is easy and can give a threshold voltage close to that obtained by the complex linear extrapolation method. Typically, the threshold current $I_N = I_{DN} / (W / L)$ where I_{DN} is a normalized drain current. Here, I_{DN} is 100 nA and the same for all devices to extract the threshold voltage of TFTs [40].

2.3 Measurement Equipment Setup

The experimental setup for the I-V and threshold voltage characteristics measurement of the LTPS TFTs with Ge nanocrystal is illustrated in Fig. 2-3. As shown in Fig. 2-3, the characterization apparatus with semiconductor characterization system (KEITHLEY 4200), one channel pulse generator (Agilent 81110A), low leakage switch mainframe (KEITHLEY 708A), and a probe station provide an adequate capability for measuring the device I-V characteristics and executing the non-volatile memory cell program/erase operation.

The KEITHLEY 4200 equipped with programmable source-monitor units and provides a high current resolution to pico-ampere range facilitates the gate current measurement, subthreshold characteristics extraction, and the saturation drain current

measurement. The one channel Agilent 81110A with high timing resolution provides one pulse level for transient and P/E cycling endurance characterization. Another pulse level is provided by KEITHLEY 4200. The KEITHLEY 708A configured a 10-input×12-output switching matrix, switches the signals from the KEITHLEY 4200 and the Agilent 81110A to device under test in probe station, automatically. In addition, the C++ is used as the program language to achieve the KEITHLEY 4200 control of these measurement instruments [41].

2.4 Program and Erase Operation

In the past, several methods have been proposed to transport electrons into the trapping layer. The method of BBHE (Band-to-Band Hot Electron), however, is the most widely used one to program the n-channel flash memory wing to its features of higher efficiency and lower power dissipation. By applying a positive drain voltage and a positive control gate voltage to the cell, electron-hole pairs are generated by band-to-band tunneling in the deep depletion region. Subsequently, the electrons are accelerated by a lateral electric field towards the channel region and some of them will gain sufficient energy. The injection of such hot electrons into the trapping layer through the tunnel oxide is called the BBHE programming method. The major advantage of this method is its high efficiency, since electrons are generated by band-to-band tunneling and efficiently accelerated by the lateral electric field in the drain deep depletion region [42]. In our measurement, we use disadvantage of thin-film device that is floating body effect. The floating body effect will cause induced drain avalanche to occur early at high voltage. This behavior, called the floating body drain avalanche, will more improve program speed. In the next chapter, we will discuss this program mechanism particularly.

In general, the erase operation is intended to remove electrons from the trapping layer to bring the device back to its initial low threshold voltage state. Fowler-Nordheim tunneling of electrons is generally used to erase the flash memory. The control gate is applied with a

negative voltage with respect to the substrate so that FN currents flow through the gate oxide more or less uniformly over the entire channel. The charge conduction over the entire channel during the high field FN erase operation will damage the main channel and thus results in the detrimental drawbacks, such as the worse endurance and disturbs in the flash array. In addition, the generation and switching of negative voltages during erase will make the circuit design be more complicate [42]. In our measurement, we use Band-to-Band hot hole that produced by a great deal electron-hole pairs of drain avalanche. This mechanism will more improve erase speed. In the next chapter, we will discuss this erase mechanism particularly.


2.5 Endurance and Retention

Today flash memory cells are requested to guarantee 100,000 program/erase cycles. Cycling is known to cause fairly uniform wear-out of cell performance due to the oxide damage. This experiment was performed by applying $V_{CG}=10V$, $V_D=11V$, and $V_S=0V$ during programming. After programming, erasing pulses are applied with drain current and with $V_{CG}=-11V$, $V_S=10V$, and $V_S=0$. The threshold voltage is measured after some program/erase cycles. The “threshold voltage window closure” is due to the traps and interface states generated during program/erase cycles. The reduction of the programmed threshold with cycling is due to trap generation in the oxide and to interface state generation at the drain side of the channel, which are usually called hot electron degradations. The evolution of erase threshold voltage reflects the dynamics of net fixed charge in the tunnel oxide as a function of the injected charge [43]: the initial lowering of the erased threshold voltage is due to positive trapped charge which enhances tunneling efficiency, while the long term increase of the erased threshold voltage is due to generation of negative traps. The cycled program/erase operations will cause the oxide degradation and lower the potential well barrier surrounding the floating gate. Hence the stored charge loss and gain in the floating gate may limit the tunneling oxide. Retention capability of flash memories has to be checked by using


accelerated test that usually adopts high electric fields and high temperature [44].

2.6 The Disturbance


The first failure phenomenon, called program disturbance, often takes place under the electric stress applied to those neighboring un-programmed cells during programming a specific cell in the array. Two types of program disturbance, gate (word-line) disturbance and drain (bit-line) disturbance need be considered. The schematic circuitry of the memory array is shown in Fig. 2-4. During programming cell A, gate disturbance occurs in the cell B and the same for those cells connected with the same with word-line because the gate stress is applied to the same word-line (WL). This is called gate disturbance. During programming cell A, drain disturbance occurs in the cell C and the same for those cells connected with the same with bit-line because the drain stress is applied to the same bit-line (BL). This is called drain disturbance. For the cell reading, the unwanted electron injection would happen while the word-line voltage and bit-line voltage are under read operation. This phenomenon would result in a significant threshold voltage of the selected cell. This is called read disturbance [45].




- Wet Oxidation 550nm on (100) Si Wafer.
- Deposited a-Si 50/100nm as Active Layer.



- Solid Phase Crystallization at 600°C 24hr and Defined Active Region.



- Deposited TEOS 11nm as Tunneling Oxide.
- Deposited a-Si /Ge as Trapping Layer.
- Deposited TEOS 44nm as Blocking Oxide.
- Deposited a-Si 200nm as Gate Layer and P⁺ Implantation.



- Gate Pattern Defined and Source/Drain P⁺ Implantation.





Fig. 2.1 Process flows of low temperature poly-Si TFTs. After deposited 300nm passivation oxide, dopant activation, metallization, and NH₃ plasma treatment, we had finished device fabrication. During the dopant activation step, the Ge trapping layer was recrystallized and Ge nanocrystals embedded oxide were formed.







Fig. 2.2 (a) Cross-sectional TEM image of the gate stack. (b) The Ge nanocrystals with about diameter of 11nm are formed on the TEOS tunneling oxide.




Fig. 2.3 The experimental setup for the transfer characteristic and program/erase characteristic of LTPS TFTs with Ge nanocrystals memory.




Fig. 2.4 During Cell A is programmed, the gate disturbance takes place in Cell B and the drain disturbance takes place in Cell C.

Chapter 3

Electrical Characteristics of TFT Flash Memory

3.1 Program and Erase Mechanisms

In this section, we will discuss the program and erase injection mechanism. The programming scheme is executed by using floating body induced drain avalanche hot electron and channel hot electron to injection charge into the Ge-NCs trapping layer. This program mechanism is different from drain avalanche hot electron in the bulk MOSFETs. On the other hand, the erasing scheme is executed by using Band-to-Band hot holes injection [43] to combine negative charge in the trapping layer. The injection components and efficiency for different gate bias and drain bias conditions on devices with different channel thickness will be discussed.

3.1.1 Floating Body Effect Induced Drain Avalanche in Poly-Si Thin Film Transistors

The drain avalanche is a kind of junction breakdown mechanism. And it needs different drain bias for the bulk MOSFETs and thin-film device. For the bulk MOSFETs, it must apply large drain voltage to form reverse pn junction bias and then drain avalanche will occur. But for thin-film device, such as SOI or TFTs that has floating body, floating p-base is similar to the known “snap-back” mechanism of MOS transistor [44]. When applying drain bias and zero gate bias, the hole of impact ionization at depletion region of drain-side will flow into source and then additional electron will flow into depletion region of drain-side from source in return. This phenomenon will induce drain avalanche to occur early. So it can be occurred drain avalanche at smaller drain bias for SOI devices or TFTs. In general, we hope to avoid this situation for normal device operations because it will make our device breakdown early. Fig. 3-1 shows illustration of floating body effect in a TFT device, when

$V_G=V_S$ is 0V and V_D is 12V. Applying smaller drain bias, we can get a great deal of electron-hole pairs due to drain avalanche before junction breakdown. We use the mechanism of floating body induced drain avalanche for program mode. Fig. 3-2 shows illustration of floating body effect induced drain avalanche hot electron injection in a TFT memory, when $V_G=10V$, $V_S=0V$ and $V_D=12V$. The avalanche current serves as the “base” current and the bipolar action contributes additional current flowing through the drain side and additional hot electrons generated for injection. Some of them with energy higher than the barrier height of SiO_2/Si conduction band, so they can surmount the barrier and are injected into the trapping layer. Fig. 3-3 shows drain avalanche current for 50nm channel thickness with different gate width of $1\mu m$ and $10\mu m$, and at different $V_G=0V$ and $V_G=10V$. (a) When V_D is larger than 10V, we can observe a suddenly large drain current for $1\mu m$ Gate length. (b) When V_D is larger than 8.4V, we can also observe a suddenly large drain current for $0.8\mu m$ gate length. When gate length is smaller, drain avalanche voltage is lower. And we also define program region of drain bias from Fig. 3-3. Fig. 3-4 shows drain avalanche current for 100nm channel thickness with different gate width $1\mu m$ and $10\mu m$, and different $V_G=0V$ and $V_G=10V$. (a) When V_D is larger than 8.4V, we can observe a suddenly large drain current for $1\mu m$ gate length. (b) When V_D is larger than 8V, we can also observe a suddenly large drain current for $0.8\mu m$ gate length. When gate length is smaller, drain avalanche voltage is also lower. The same as 50nm channel thickness, we also define program region of drain bias.

According to all of the above, the floating body effect is more serious for 100nm channel thickness than 50nm. So the floating body induced drain avalanche will occur early for 100nm channel thickness and it has more low programming voltage for $0.8\mu m$ gate length and 100nm channel thickness. Fig. 3-5 shows comparison for drain avalanche current of different channel thickness and V_G , (a) gate length and width are both $1\mu m$, and (b) gate length and width are both $0.8\mu m$. If program voltage is set at $V_G=10V$, Fig. 3-6 shows the linear characteristic of program current and comparison of different channel thickness. (a)

Gate length and width are both $1\mu\text{m}$, and (b) gate length and width are both $0.8\mu\text{m}$.

In n-channel, when a negative gate bias and a positive drain bias are applied to the cell, electron-hole pairs are generated in the drain region. The channel hole current will be accelerated by a lateral electric field toward the channel region. And heated holes will be generated and be injected by band-to-band into the gate at the gate-drain overlap region [45]. The injection of such hot holes into Ge-NCs trapping layer through the tunnel oxide is used for erase operation in our TFTs memories.

3.1.2 Transfer Characteristic of Program/Erase State

The floating body effect induced drain avalanche (FBDA) hot electrons injection and Band-to-Band hot holes injection were employed for programming and erasing mode, respectively. Fig. 3-7 shows the transfer characteristic of erase state and program state for $0.8\mu\text{m}$ gate length and width. (a) Channel thickness is 50nm , and (b) channel thickness is 100nm . We clearly observed that memory window is quite large. Applying $V_G=10\text{V}$, $V_D=11\text{V}$ and $V_G=V_D=10\text{V}$, a memory window larger than 8V can be easily achieved for $T_{\text{CH}}=50\text{nm}$ and $T_{\text{CH}}=100\text{nm}$, respectively, when program time is 1sec. When channel thickness is 50nm , leakage current of program state is lower. Because it has more defects in thin channel thickness than thick one, the leakage current of 50nm channel thickness is low about 10^{-12}A .

3.2 Characteristics of Program/Erase

In this section, we will discuss the program speed of floating body effect induced drain avalanche hot electrons injection mode and erase speed of band-to-band hot holes injection mode, respectively.

3.2.1 Program Speed

Fig. 3-8(a)-(b) exhibits program speed characteristic for different programming conditions. This gate length and width are both $1\mu\text{m}$, and channel thickness is 50nm . We changed drain voltage bias with 11V and 12V to measure program speed at fixed 10V and

12V gate voltage bias, respectively. We can see that the programming time can be as short as $10\mu\text{s}$ if the windows margin is set about 1V with $V_D=12\text{V}$ for two cases at fixed 10V and 12V gate bias. Fig. 3-9(a)-(b) shows program speed characteristic, when we changed gate voltage bias with 10V and 12V to measure program speed for fixed 11V and 12V drain voltage bias respectively. For the same V_D , that V_G is increased doesn't obviously improve program speed. Fig. 3-10(a)-(b) exhibits program speed characteristic for different programming conditions. This gate length and width are both $0.8\mu\text{m}$, and channel thickness is 50nm. We also changed drain voltage bias with 10V and 11V to measure program speed for fixed 10V and 12V gate bias respectively. We can also see that the programming time can be as short as $10\mu\text{s}$ if the windows margin is set about 1V with $V_D=11\text{V}$ for two cases of fixed 10V and 12V gate bias. Fig. 3-11(a)-(b) shows program speed characteristic, when we changed gate voltage bias with 10V and 12V to measure program speed for fixed 10V and 11V drain voltage bias respectively. For the same V_D , that V_G is increased doesn't also obviously improve program speed.

Fig. 3-12(a)-(b) exhibits program speed characteristic for applying drain voltage bias with 10V and 11V, then fixed 10V and 12V gate voltage bias respectively. This gate length and width are both $1\mu\text{m}$, and channel thickness is 100nm. The programming time can be as short as $10\mu\text{s}$ if the windows margin is set about 1V when applying $V_D=11\text{V}$. Fig. 3-13(a)-(b) shows program speed characteristic for applying gate voltage bias with 10V and 12V, then fixed 10V and 11V drain voltage bias respectively. When applying the same V_D , that V_G is increased doesn't also obviously improve program speed. Fig. 3-14(a)-(b) exhibits program speed characteristic for applying drain voltage bias with 9V and 10V, then fixed 10V and 12V gate voltage bias respectively. This gate length and width are both $0.8\mu\text{m}$, and channel thickness is 100nm. The programming time can be as short as $10\mu\text{s}$ if the windows margin is set about 1V when applying $V_D=10\text{V}$. Fig. 3-15(a)-(b) shows program speed characteristic for applying gate voltage bias with 10V and 12V, then fixed 9V and 10V drain voltage bias respectively. For the same V_D , that V_G is increased doesn't obviously improve program speed.

In conclusion, Table 3-1 and Table 3-2 show summary for program memory window of 1ms program time, and compare fixed $V_G=10V$ and $V_G=12V$ for all cases of different V_D . For all cases, we use two kind of drain voltage bias for strong and weak drain avalanche, respectively. It can be clearly seen that larger drain bias induced strong drain avalanche makes faster program speed. On the other hand, the gate bias only supplies a vertical field to hot electrons for injected into the trapping layer so the influence of increased gate voltage is not conspicuous. The smaller gate length needs only lower program voltage for the same V_t shift. This is called gate length effect. And the program voltage is lower for 100nm channel thickness than 50nm, because the drain avalanche voltage is lower for 100nm channel thickness, as shown in Fig. 3-5. According to all of the above, we can clearly observe that FBDA can improve injection efficiency and get faster program speed.

3.2.2 Erase Speed

Fig. 3-16(a)-(b) shows erase speed characteristic for different erasing conditions. The gate length and width are both $1\mu m$, and channel thickness is 50nm. We changed drain voltage bias with 11V and 12V to measure erase speed for fixed -10V and -12V gate voltage bias respectively. We can see that erasing time can be as short as μs in order to combine negative charge in the trapping layer. Fig. 3-17(a)-(b) exhibits erase speed characteristic when we changed gate voltage bias with -10V and -12V to measure erase speed for fixed 11V and 12V drain voltage bias respectively. The increased gate bias does not obviously accelerate erase speed. Fig. 3-18(a)-(b) shows erase speed characteristic for different erasing conditions. This gate length and width are both $0.8\mu m$, and channel thickness is 50nm. We changed also drain voltage bias with 10V and 11V to measure erase speed for fixed -10V and -12V gate voltage bias respectively. We can clearly see that the μs order of erasing time can combine negative charge in the trapping layer. Fig. 3-19(a)-(b) exhibits erase speed characteristic when we changed gate voltage bias with -10V and -12V to measure erase speed for fixed 10V and 11V drain voltage bias respectively. The erase speed of different gate bias is almost the same.

Fig. 3-20(a)-(b) shows erase speed characteristic for applying drain voltage bias with 10V and 11V, then fixed -10V and -12V gate voltage bias respectively. The gate length and width are both 1 μ m, and channel thickness is 100nm. Fig. 3-21(a)-(b) exhibits erase speed characteristic for applying gate voltage bias with -10V and -12V, then fixed 10V and 11V drain voltage bias respectively. Fig. 3-22(a)-(b) shows erase speed characteristic for applying drain voltage bias with 9V and 10V, then fixed -10V and -12V gate voltage bias respectively. The gate length and width are both 1 μ m, and channel thickness is 100nm. Fig. 3-23(a)-(b) exhibits erase speed characteristic for applying gate voltage bias with -10V and -12V, then fixed 9V and 10V drain voltage bias respectively.

In conclusion, Table 3-3 and Table 3-4 show summary for erase V_t shift of 100ms erase time, and compared at fixed $V_G=-10V$ and $V_G=-12V$ for all cases of different V_D . The gate bias supplies only a vertical field to collect hot holes for combined negative charge in the trapping layer so the influence of increased gate voltage is not obvious. On the other hand, for all cases, we use two kind of drain voltage bias for strong and weak impact ionization at depletion of drain-side, respectively. It can be clearly seen that larger drain bias induced strong impact ionization makes faster erase speed. The erase voltage is lower for 100nm channel thickness than 50nm ones. And the smaller gate length needs only lower erase voltage for the same V_t shift. According to all of the above, we can clearly observe that our LTPS TFT memory with Ge-NCs trapping layer has very higher hot holes injection efficiency and faster erase speed.

3.3 Characteristics of Retention and Endurance

In this section, we will discuss program/erase cycles called endurance and data retention for device with different size, channel thickness and temperature. The flash memory cells are requested to guarantee 100,000 program/erase cycles. Cycling is known to cause fairly uniform wear-out of cell performance due to the oxide damage. Fig. 3-24 shows

endurance characteristic of 50nm channel thickness. This gate length and width are both 0.8 μ m. We can clearly see that the memory window narrows to about 3V after 10⁴ P/E cycles. And Fig. 3-25 exhibits endurance characteristic of 100nm channel thickness. The gate length and width are both 0.8 μ m. Also we can clearly see that the memory window narrows to about 2V after 10⁴ P/E cycles. The “threshold voltage window closure” is due to the traps and interface states generated during program/erase cycles. The reduction of the programmed threshold with cycling is due to trap generation in the oxide and to interface state generation at the drain side of the channel, which are usually called hot electron degradations. While the long term, increase of the erased threshold voltage is due to generation of negative traps. And both the swing became larger after 10⁴ P/E cycles. In our device, the memory window still maintains quite larger than 2V even through inflicted 10⁴ P/E cycles.

Data retention is an important reliability issue of TFT flash memories. In general, retention capability of flash memories has to be checked by using accelerated test that usually adopts high electric fields and high temperature. Fig. 3-26 shows data retention characteristic for device with W/L=1 μ m /1 μ m and 50nm channel thickness. Fig. 3-27 exhibits data retention characteristic for device with W/L=0.8 μ m /0.8 μ m and 50nm channel thickness. Fig. 3-28 shows data retention characteristic for device with W/L=1 μ m /1 μ m and 100nm channel thickness. And Fig. 3- 29 exhibits data retention characteristic for device with W/L=0.8 μ m /0.8 μ m and 100nm channel thickness. For above cases, we measured the situation of data retention at temperature T=25^oC and T=85^oC, respectively. For temperature T=25^oC, all cases presented good retention characteristics but charge loss is serious for T_{CH}=100nm than T_{CH}=50nm for their high state. This also shows that the trapping capability of Ge-NCs trapping layer is very excellent. On the other hand, we observed larger charge loss percentage for ten years when using accelerated test at temperature T=85^oC. This charge loss is due to the poor quality of tunnel oxide which results in many leakage current path.

3.4 Characteristics of Disturbance

In this section, we will discuss characteristics of disturbance for devices with different size and channel thickness. The first failure phenomenon, program disturbance, often takes place under the electrical stress applied to those neighboring un-programmed cells during programming a specific cell in the array. Two types of program disturbance, gate (word-line) disturbance and drain/source (bit-line) disturbance need to be considered. Fig. 3-30(a)-(b) shows programming gate disturbance characteristic of 50nm channel thickness with $V_G=10V$ and $V_G=12V$ for $W/L=1\mu m/1\mu m$ and $W/L=0.8\mu m/0.8\mu m$, respectively. The V_t shift of gate disturbance is lower than 0.3V for 1000s stress with $V_G=12V$. Fig. 3-31(a)-(b) exhibits programming gate disturbance characteristic of 100nm channel thickness with $V_G=10V$ and $V_G=12V$ for $W/L=1\mu m/1\mu m$ and $W/L=0.8\mu m/0.8\mu m$. The V_t shift of gate disturbance can also be controlled lower than 0.3V for 1000s stress with $V_G=12V$. After gate electrical stress applied for a long time, it resulted in a decrease of threshold voltage. This may be attributed to poor quality of blocking oxide which results in the holes gate injection.

And Fig. 3-32(a)-(b) shows drain disturbance characteristic of 50nm channel thickness for $W/L=1\mu m/1\mu m$ with $V_D=11V$ and $V_D=12V$, and $W/L=0.8\mu m/0.8\mu m$ with $V_D=10V$ and $V_D=11V$. The V_t shift of drain disturbance is lower than 0.5V and 0.8V for (a) and (b) at the worse condition of 100sec stress, respectively. Fig. 3-33(a)-(b) exhibits drain disturbance characteristic of 100nm channel thickness for $W/L=1\mu m/1\mu m$ with $V_D=10V$ and $V_D=11V$, and $W/L=0.8\mu m/0.8\mu m$ with $V_D=9V$ and $V_D=10V$. The V_t shift of drain disturbance is lower than 0.4V for (a) and (b) at the worse condition of 100sec stress, respectively. After drain electrical stress applied a long time, it resulted in a increase of threshold voltage. It might be due to two factors: The first is due to poor quality of blocking and tunnel oxide result in the gate injection. The other is due to that drain electrical stress applied along long time resulted in the traps and interface states generated at drain-side, and subthreshold swing became larger.

3.5 2-Bits Operation

In this section, we will discuss multi-bit operation for our LTPS TFTs with Ge-NCs trapping layer. We demonstrated the feasibility of multi-bit operation with different V_D of forward read scheme in a single cell for our TFT memory. Fig. 3-34 shows characteristic of read multilevel operations. After once program, we use different V_D to forward read and got different threshold voltage. Table 3-5 exhibits summary for read multilevel operation. The interval of each state is larger than 1.4V. This phenomenon is believed due to that charge trapped by localization. The different threshold voltages were observed while we use the forward reading operation. The main reason for this phenomenon was that the different drain voltage biases were applied in our device resulted in different depletion width near the drain-side, thus, the different depletion width near the drain-side will shielded the different localized charge trapping positions. So we use forward read with different V_D and then can get different threshold voltage.






Fig. 3-1 Illustration of floating body effect in a TFT device, when $V_G=V_S$ is 0V and V_D is 12V.






Fig. 3-2 Illustration of floating body effect induced drain avalanche hot electron injection in a TFT memory, when $V_G=10V$, $V_S=0V$ and $V_D=12V$. And the mechanism of additional injection due to the floating base of the parasitic npn bipolar.




(a)




(b)

Fig. 3-3 Drain avalanche current for 50nm of channel thickness with different width and V_G , (a) gate length is 1 μ m, and (b) gate length is 0.8 μ m. When gate length is smaller, drain avalanche voltage is smaller.




(a)




(b)

Fig. 3-4 Drain avalanche current for 100nm channel thickness with different width and V_G , (a) gate length is 1 μ m, and (b) gate length is 0.8 μ m. When gate length is smaller, drain avalanche voltage is smaller.




(a)




(b)

Fig. 3-5 Comparison for drain avalanche current of different channel thickness and V_G , (a) gate length and width are $1\mu\text{m}$, and (b) gate length and width are $0.8\mu\text{m}$. The floating body induced drain avalanche will occur more early for 100nm channel thickness.




(a)




(b)

Fig. 3-6 The linear characteristic of program current and comparison of different channel thickness with 10V gate voltage. (a) Gate length and width are 1 μ m, and (b) gate length and width are 0.8 μ m.




(a)




(b)

Fig. 3-7 Transfer characteristic of erase state and program state, when gate length and width is both 0.8 μ m. (a) Channel thickness is 50nm, and (b) channel thickness is 100nm. A memory window larger than 8V can be easily achieved. When channel thickness is 50nm, leakage current of program state is lower.




(a)




(b)

Fig. 3-8 Program speed characteristic for different programming conditions. This gate length and width are both 1 μ m, and channel thickness is 50nm. (a) At $V_G=10V$ and different V_D . (b) At $V_G=12V$ and different V_D . The programming time can be as short as 10 μ s if the windows margin is set about 1V with $V_D=12V$.




(a)




(b)

Fig. 3-9 Program speed characteristic of different programming conditions for 1 μ m gate length and width, and 50nm channel thickness. (a) At $V_D=11V$ and different V_G . (b) At $V_D=12V$ and different V_G . When applying the same V_D , that V_G is increased doesn't obviously improve program speed.




(a)




(b)

Fig. 3-10 Program speed characteristic for different programming conditions. This gate length and width are both 0.8 μ m, and channel thickness is 50nm. (a) At $V_G=10V$ and different V_D . (b) At $V_G=12V$ and different V_D . The programming time can be as short as 10 μ s if the windows margin is set about 1V with $V_D=11V$.




(a)




(b)

Fig. 3-11 Program speed characteristic of different programming conditions for 0.8 μ m gate length and width, and 50nm channel thickness. (a) At $V_D=10V$ and different V_G . (b) At $V_D=11V$ and different V_G . When applying the same V_D , that V_G is increased doesn't obviously improve program speed.




(a)




(b)

Fig. 3-12 Program speed characteristic for different programming conditions. This gate length and width are both 1 μ m, and channel thickness is 100nm. (a) At $V_G=10V$ and different V_D . (b) At $V_G=12V$ and different V_D . The programming time can be as short as 10 μ s if the windows margin is set about 1V with $V_D=11V$.




(a)




(b)

Fig. 3-13 Program speed characteristic of different programming conditions for 1µm gate length and width, and 100nm channel thickness. (a) At $V_D=10V$ and different V_G . (b) At $V_D=11V$ and different V_G . When applying the same V_D , that V_G is increased doesn't obviously improve program speed.




(a)




(b)

Fig. 3-14 Program speed characteristic for different programming conditions. This gate length and width are both 0.8 μ m, and channel thickness is 100nm. (a) At $V_G=10V$ and different V_D . (b) At $V_G=12V$ and different V_D . The programming time can be as short as 10 μ s if the windows margin is set about 1V with $V_D=10V$.



(a)



(b)

Fig. 3-15 Program speed characteristic of different programming conditions for 0.8 μ m gate length and width, and 100nm channel thickness. (a) At $V_D=9V$ and different V_G . (b) At $V_D=10V$ and different V_G . When applying the same V_D , that V_G is increased doesn't obviously improve program speed.

Table 3-1 Summary for program memory window of 1ms program time. The comparison of $V_G=10V$ and different V_D . The program voltage is lower for 100nm channel thickness than 50nm ones. And the smaller gate length needs only lower operation voltage for the same V_t shift.

Program V_t shift for 1ms					
		$V_G=10V$			
		$V_D=9V$	$V_D=10V$	$V_D=11V$	$V_D=12V$
$T_{CH}=50nm$	$L_g=1\mu m$			2.11V	4.01V
	$L_g=0.8\mu m$		1.94V	3.89V	
$T_{CH}=100nm$	$L_g=1\mu m$		2.63V	4.07V	
	$L_g=0.8\mu m$	1.94V	4.38V		






Table 3-2 Summary for program memory window of 1ms program time. The comparison of $V_G=12V$ and different V_D . The program voltage is lower for 100nm channel thickness than 50nm ones. And the smaller gate length needs only lower operation voltage for the same V_t shift.

Program V_t shift for 1ms					
		$V_G=12V$			
		$V_D=9V$	$V_D=10V$	$V_D=11V$	$V_D=12V$
$T_{CH}=50nm$	$L_g=1\mu m$			2.19V	4.82V
	$L_g=0.8\mu m$		2.04V	5.50V	
$T_{CH}=100nm$	$L_g=1\mu m$		3.25V	4.40V	
	$L_g=0.8\mu m$	2.61V	5.03V		




(a)




(b)

Fig. 3-16 Erase speed characteristic for different erasing conditions. This gate length and width are both 1µm, and channel thickness is 50nm. (a) At $V_G=-10V$ and different V_D . (b) At $V_G=-12V$ and different V_D . The erasing time can be as short as µs order.




(a)




(b)

Fig. 3-17 Erase speed characteristic of different erasing conditions for 1 μ m gate length and width, and 50nm channel thickness. (a) At $V_D=11V$ and different V_G . (b) At $V_D=12V$ and different V_G .




(a)




(b)

Fig. 3-18 Erase speed characteristic for different erasing conditions. This gate length and width are both 0.8 μ m, and channel thickness is 50nm. (a) At $V_G=-10V$ and different V_D . (b) At $V_G=-12V$ and different V_D . The erasing time can be as short as μ s order.




(a)




(b)

Fig. 3-19 Erase speed characteristic of different erasing conditions for 0.8 μ m gate length and width, and 50nm channel thickness. (a) At $V_D=10V$ and different V_G . (b) At $V_D=11V$ and different V_G .




(a)




(b)

Fig. 3-20 Erase speed characteristic for different erasing conditions. This gate length and width are both 1 μ m, and channel thickness is 100nm. (a) At $V_G=-10V$ and different V_D . (b) At $V_G=-12V$ and different V_D . The erasing time can be as short as μ s order.




(a)




(b)

Fig. 3-21 Erase speed characteristic of different erasing conditions for 1 μ m gate length and width, and 100nm channel thickness. (a) At $V_D=10V$ and different V_G . (b) At $V_D=11V$ and different V_G .




(a)




(b)

Fig. 3-22 Erase speed characteristic for different erasing conditions. This gate length and width are both 1 μ m, and channel thickness is 100nm. (a) At $V_G=-10V$ and different V_D . (b) At $V_G=-12V$ and different V_D . The erasing time can be as short as μ s order.



(a)



(b)

Fig. 3-23 Erase speed characteristic of different erasing conditions for 0.8 μ m gate length and width, and 100nm channel thickness. (a) At $V_D=9V$ and different V_G . (b) At $V_D=10V$ and different V_G .

Table 3-3 Summary for erase V_t shift of 100 μ s erase time. The comparison of $V_G=-10V$ and different V_D . The erase voltage is lower for 100nm channel thickness than 50nm ones. And the smaller gate length needs only lower operation voltage for the same V_t shift.

Erase V_t shift for 100 μ s					
		$V_G=-10V$			
		$V_D=9V$	$V_D=10V$	$V_D=11V$	$V_D=12V$
$T_{CH}=50nm$	$L_g=1\mu m$			5.98V	6.40V
	$L_g=0.8\mu m$		5.54V	7.61V	
$T_{CH}=100nm$	$L_g=1\mu m$		4.46V	5.38V	
	$L_g=0.8\mu m$	4.62V	5.94V		




Table 3-4 Summary for erase V_t shift of 100 μ s erase time. The comparison of $V_G=-12V$ and different V_D . The erase voltage is lower for 100nm channel thickness than 50nm ones. And the smaller gate length needs only lower operation voltage for the same V_t shift.

Erase V_t shift for 100 μ s					
		$V_G=-12V$			
		$V_D=9V$	$V_D=10V$	$V_D=11V$	$V_D=12V$
$T_{CH}=50nm$	$L_g=1\mu m$			6.14V	7.10V
	$L_g=0.8\mu m$		6.97V	8.82V	
$T_{CH}=100nm$	$L_g=1\mu m$		4.63V	5.91V	
	$L_g=0.8\mu m$	5.26V	6.77V		




Fig. 3-24 Endurance characteristic of 50nm channel thickness. This gate length and width are both 0.8μm. Memory window narrow to about 3V after 10⁴ P/E cycles.








Fig. 3-25 Endurance characteristic of 100nm channel thickness. This gate length and width are both 0.8μm. Memory window narrow to about 2V after 10⁴ P/E cycles.






(a)




(b)

Fig. 3-26 Data retention characteristic of high state and low state for 50nm channel thickness. This gate length and width are both 1 μ m. (a) At temperature T=25°C, and (b) at temperature T=85°C.




(a)




(b)

Fig. 3-27 Data retention characteristic of high state and low state for 50nm channel thickness. This gate length and width are both 0.8 μ m. (a) At temperature $T=25^\circ\text{C}$, and (b) at temperature $T=85^\circ\text{C}$.




(a)




(b)

Fig. 3-28 Data retention characteristic of high state and low state for 100nm channel thickness. This gate length and width are both 1μm. (a) At temperature T=25°C, and (b) at temperature T=85°C.




(a)




(b)

Fig. 3-29 Data retention characteristic of high state and low state for 100nm channel thickness. This gate length and width are both 0.8 μ m. (a) At temperature $T=25^\circ\text{C}$, and (b) at temperature $T=85^\circ\text{C}$.




(a)




(b)

Fig. 3-30 Programming gate disturbance characteristic of 50nm channel thickness at $V_G=10V$ and $V_G=12V$. (a) $W/L=1\mu m/1\mu m$, (b) $W/L=0.8\mu m/0.8\mu m$. The V_t shift of gate disturbance is lower than 0.3V for 1000s stress with $V_G=12V$.




(a)




(b)

Fig. 3-31 Programming gate disturbance characteristic of 100nm channel thickness at $V_G=10V$ and $V_G=12V$. (a) $W/L=1\mu m/1\mu m$, (b) $W/L=0.8\mu m/0.8\mu m$. The V_t shift of gate disturbance is lower than 0.3V for 1000s stress with $V_G=12V$.




(a)




(b)

Fig. 3-32 Drain disturbance characteristic of 50nm channel thickness. (a) W/L=1 μ m/1 μ m at V_D=11V and V_D=12V, and (b) W/L=0.8 μ m/0.8 μ m at V_D=10V and V_D=11V. The V_t shift of drain disturbance is lower than 0.5V and 0.8V for (a) and (b) at the worse condition of 100sec stress, respectively.



(a)



(b)

Fig. 3-33 Drain disturbance characteristic of 100nm channel thickness. (a) W/L=1 μ m/1 μ m at $V_D=10V$ and $V_D=11V$, and (b) W/L=0.8 μ m/0.8 μ m at $V_D=9V$ and $V_D=10V$. The V_t shift of drain disturbance is lower than 0.4V for (a) and (b) at the worse condition of 100sec stress, respectively.




Fig. 3-34 The characteristic of read multilevel operations. After once program, we use different V_D to forward read and we will get different V_t due to drain-side shielded.




Table 3-5. Summary for read multi-level operation. After once program, we have different V_t shift for different forward read V_D . The interval of each state is larger than 1.4V. This table shows V_t shift of six state.

Read multi-level operations						
Program	$V_G=10V / V_D=11V$					
Forward V_D	Erase state	$V_D=2.5V$	$V_D=2.0V$	$V_D=1.5V$	$V_D=1.0V$	$V_D=0.5V$
V_t shift	0V	1.97V	4.12V	5.52V	7.62V	10.74V
State interval		1.97V	2.15V	1.4V	2.1V	3.12V



Chapter 4

Conclusions

In this thesis, we have studied Ge nanocrystal for low temperature poly-Si TFTs memory device application for the first time. By sticking with sufficiently low thermal-budget processing, we have successfully demonstrated the feasibility of fabricating nonvolatile poly-Si TFT flash memories with excellent characteristics.

The operation of programming and erase with floating p-body is crucial for flash memory fabricated on TFTs. The low programming voltage is viable due to additional hot electrons injection from the floating body induced drain avalanche. This program mode is called floating body induced drain avalanche hot electron injection. Faster programming with floating body is observed, and the programming time can be as short as 10 μ s if the windows margin is set about 1V with $V_D=10V$ for $W/L=0.8\mu m/0.8\mu m$ and 100nm channel thickness. On the other hand, the erase operation mode is band-to-band hot holes injection. We can clearly see that the negative charge in the trapping layer can be combined for only μ s order of erasing time. As a result, the program/erase voltage and the program/erase speed can be improved significantly.

We also discussed the two kind of important reliability issues. They are data retention and P/E cycle called endurance, respectively. The memory window narrows to about 3V is observed after 10^4 P/E cycles for $W/L=0.8\mu m/0.8\mu m$ and 50nm channel thickness. We measured the data retention, and Ge nanocrystals show excellent capability of data retention at room temperature. However the gate disturbance and drain disturbance are still problems in TFT flash memories. We found good gate disturbance for our devices. The threshold voltage shifted smaller than 0.3V after 1000s gate bias stress. And as a result of trap state generated in tunnel oxide after 100s drain bias stress, the threshold voltage shifted about 0.4V. We fabricated successfully Ge nanocrystals trapping layer. After once program operation, the

different threshold voltages were observed while we use the forward reading operation. The phenomenon is believed due to that charge is trapped by localization.

In conclusion, according our research we have demonstrated that low temperature poly-Si thin film nonvolatile memory with Ge nanocrystals has faster program and erase speed, lower operation voltage for scaled device, and multi-level per one memory cell. If we can improve the quality of tunnel oxide in order to promote the reliability, we believed this TFT flash memories are very promising for the future flash memory application.



Reference

- [1] C. H. Fa, and T. T. Jew, "The polysilicon insulated-gate field-effect transistor," *IEEE Trans. Electron Devices*, vol. 13, no. 2, pp. 290, 1966.
- [2] H. Oshima and S. Morozumi, "Future trends for TFT integrated circuits on glass substrates," *IEDM Tech. Dig.*, 157 (1989)
- [3] M. Stewart, R. S. Howell, L. Pires, and M. K. Hatalis, "Polysilicon TFT technology for active matrix OLED displays," *IEEE Trans. Electron Devices*, vol. 48, pp. 845-851, 2001
- [4] H. Kuriyama et al., "An asymmetric memory cell using a C-TFT for ULSI SRAM," *Symp. On VLSI Tech.*, p.38, 1992
- [5] T. Yamanaka, T. Hashimoto, N. Hasegawa, T. Tanala, N. Hashimoto, A. Shimizu, N. Ohki, K. Ishibashi, K. Sasaki, T. Nishida, T. Mine, E. Takeda, and T. Nagano, "Advanced TFT SRAM cell technology using a phase-shift lithography," *IEEE Trans. Electron Devices*, Vol. 42, pp.1305-1313,1995.
- [6] K. Yoshizaki, H. Takaashi, Y. Kamigaki, T.asui, K. Komori, and H. Katto, *ISSCC Digest of Tech.*, p.166, 1985
- [7] N. D.Young, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French , "The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process," *IEEE Trans. Electron Devices*, Vol. 43, pp. 1930-1936, 1996.
- [8] T. Kaneko, U. Hosokawa, N. Tadauchi, Y. Kita, and H. Andoh, "400 dpi integrated contact type linear image sensors with poly-Si TFT's analog readout circuits and dynamic shift registers," *IEEE Trans. Electron Devices*, Vol. 38, pp. 1086-1093, 1991
- [9] U. Hayashi, H. Hayashi, M. Negishi, T. Matsushita, *Proc. of IEEE Solid-State Circuits Conference (ISSCC)*, p. 266 , 1998.
- [10] N.Yamauchi, U. Inava, and M. Okamura, "An integrated photodetector-amplifier using a-Si p-i-n photodiodes and poly-Si thin-film transistors," *IEEE Photonic Tech. Lett*, Vol.

5, pp. 319-321, 1993.

- [11] M. G. Clark, *IEE Proc. Circuits Devices Syst*, Vol. 141, 133 (1994)
- [12] Noriyoshi Yamauchi, Jean-Jacques J. Hajjar and Rafael Reif, "Polysilicon Thin-Film Transistors with Channel Length and Width Comparable to or Smaller than the Grain Size of the Thin Film," *IEEE Trans. Electron Devices*, Vol. 38, pp 55-60, 1991
- [13] Singh Jagar, Mansun Chan, M. C. Poon, Hongmei Wang, Ming Qin, Ping K. Ko, Yangyuan Wang, "Single Grain Thin-Film-Transistor (TFT) with SOI CMOS Performance Formed by Metal-Induced-Lateral-Crystallization," *IEDM Tech. Dig.*, pp. 293-296, 1999.
- [14] K. Nakazawa, "Recrystallization of amorphous silicon films deposited by low-pressure chemical vapor deposition from Si₂H₆ gas," *J. Appl. Phys*, Vol. 69, pp. 1703-1706, 1991.
- [15] T. J. King and K. C. Saraswat, "Low-temperature fabrication of poly-Si thin-film transistors," *IEEE Electron Device Lett*, Vol. 13, pp. 309-311, 1992.
- [16] H. Kuriyama, S. Kiyama, S. Noguchi, T. Kuahara, S. Ishida, T. Nohda, K. Sano, H. Iwata, S. Tsuda, and S. Nakano, "High mobility poly-Si TFT by a new excimer laser annealing method for large area electronics," *IEDM Tech. Dig*, Vol. 91, p. 563 (1991)
- [17] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M. Rider, "Conductivity behavior in polycrystalline semiconductor thin film transistors," *J. Appl. Phys*. Vol. 53, pp.1193-1202, 1982
- [18] P. Migliorato, C. Reita, G. Tallatida, M. Quinn and G. Fortunato, "Anomalous off-current mechanisms in n-channel poly-Si thin film transistors," *Solid-State-Electronics*, Vol.38, pp.2075-2079, 1995
- [19] M. Hack, I-W. Wu, T. H. King and A. G. Lewis, "Analysis of Leakage Currents in Poly-silicon Thin Film Transistors," *IEDM Tech. Dig.*, vol. 93, pp. 385-387, 1993
- [20] N. Kubo, N. Kusumoto, T. Inushima, and S. Yamazaki, "Characteristics of polycrystalline-Si thin film transistors fabricated by excimer laser annealing method,"

IEEE Trans. Electron Devices, Vol. 41, pp. 1876-1879, 1994.

- [21] Kwon-Young Choi and Min-Koo Han, "A novel gate-overlapped LDD poly-Si thin-film transistor," *IEEE Electron Device Lett.*, Vol. 17, pp. 566-568, 1996.
- [22] N. D. Young, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French, "The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process," *IEEE Trans. Electron Devices*, Vol. 43, No. 11, pp. 1930-1936, 1996.
- [23] R. K. Watts and J. T. C. Lee, "Tenth-Micron Polysilicon Thin-film Transistors," *IEEE Electron Device Lett.*, Vol. 14, pp. 515-517, 1993.
- [24] Shih-Ching Chen, "Characterization and Modeling of Short Channel Effects in Polycrystalline Silicon Thin-Film Transistors" National Sun-Yet San University, Master Thesis, 2003.
- [25] F. Masuoka, M. Asano, H. Iwahashi, T. Komuro, S. Tanaka, "A New Flash E2PROM Cell Using Triple Polysilicon Technology," *IEDM Tech. Dig.*, pp. 464-467, 1984.
- [26] F. Masuoka, M. Asano, H. Iwahashi, T. Komuro, S. Tanaka, "A 256K Flash EEPROM Using Triple Polysilicon Technology," *IEEE ISSCC Dig. Tech. Papers*, pp. 168-169, 1985.
- [27] D. Kahng, S.M. Sze, "A Floating Gate and Its Application to Memory Devices," *Bell Syst. Tech. J.*, Vol. 46, p. 1288, 1967.
- [28] Wen-Jer Tsai, "Investigation of Reliability Issues in a Nitride-Based Localized Charge Storage Flash Memory Cell", National Chiao Tung University, Phd. Thesis, 2005.
- [29] H. C. Pao and O'Connell, "Memory Behavior of an MNS Capacitor", *Appl. Phys. Lett.*, Vol. 12, pp. 260, 1968.
- [30] H. A. R. Wegener, A. J. Lincoln, H. C. Pao, M. R. O'Connel, and R. E. Oleksiak, "The Variable Threshold Transistor, A New Electrically-Alterable, Non-destructive Read-only Storage Device", *IEEE IEDM Abstract*, pp. 420, 1967.
- [31] L. A. Kasprzak, R. B. Laibowitz, and M. Ohring, "Dependence of the Si-SiO₂ Barrier

- Height on SiO₂ Thickness in MOS Tunnel Structures”, *J. Appl. Phys.*, Vol. 48, pp. 4281,1977.
- [32] S. Lai, “Flash memories: Where we are and where we are going”, *IEDM Tech. Dig.*, pp. 971-973, 1998.
- [33] D. Frohman-Bentchkowsky, “Memory behavior in a floating-gate avalanche-injection MOS (FAMOS) structure,” *Applied Physics Letters*, vol. 18, pp.332 – 334, 1971.
- [34] D. Frohman-Bentchkowsky, “FAMOS – a new semiconductor charge storage device,” *Solid-State Electronics*, vol. 17, p.517, 1974.
- [35] G. Verma and N. Mielke, “Reliability performance of ETOX based Flash memories,” *Proc. IRPS*, 1988, p. 158.
- [36] J. Nation, L. Cleveland, and K. Plouse, “Architectural impacts on Flash endurance and Flash data retention,” *AMD Flash Technology White Paper*, Rev. 37, 1999.
- [37] Yu-Sheng Cho, “A Novel Highly Reliable Flash Memory --- Characteristics, Reliability Evaluations, and Applications”, National Chiao Tung University, Phd. Thesis, 2004.
- [38] S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed. New York: Wiley, 1981, pp. 849-850.
- [39] Ren-Jie Wang, “An Investigation of the Fully Ni-salicated S/D and Gate in Poly-Si TFTs”, National Chiao Tung University, Master Thesis, 2005.
- [40] Hao-Wei Tsai, “Improvement of the Performance and the Reliability in P-channel Flash Memory with Various Floating-gate Materials”, National Chiao Tung University, Master. Thesis, 2001.
- [41] S.Haddad, C.Chang, B. Swaminathan, and J. Lien, “Degradation due to hole trapping in Flash memory cells,” *IEEE Electron Device Letters*, vol. 10, no. 3, pp. 117–119, 1989.
- [42] Tung-huan Chou,” Low Temperature Polycrystalline Silicon Thin-Film Flash Memory with High-k Material”, National Chiao Tung University, Master Thesis, 2005.
- [43] Chih-Chieh Yeh; Tahui Wang; Wen-Jer Tsai; Tao-Cheng Lu; Yi-Ying Liao; Hung-Yueh

Chen; Nian-Kai Zous; Wenchi Ting; Ku, J.; Chih-Yuan Lu, “A novel erase scheme to suppress overerasure in a scaled 2-bit nitride storage flash memory cell”, *Electron Device Letters, IEEE* On page 643- 645, Volume 25, Issue 9, Sept. 2004

[44] Min-hwa, Albert Bergemont, “Programming and Erase with Floating-Body for High Density Low Voltage Flash EEPROM Fabricated on SOI Wafers”, *Proceedings 1995 IEEE International SOI Conference*, Oct 1995.

[46] Ruei-Ling Lin, “Study of High-Performance and High-Density Flash Memory”, NTHU Phd. Thesis, 2000.



簡 歷

姓名：黃 竣 祥

性別：男

生日：10 / 24 / 1981

出生地：嘉義市

學歷：國立交通大學電子物理研究所碩士班

國立中興大學物理學系

論文題目：

新型低溫複晶矽非揮發性奈米鍺晶體捕獲儲存層記憶體元件

Novel Low Temperature Poly-Si Thin Film Nonvolatile Memory with Ge nanocrystals Trapping Layers

指導教授：趙 天 生 博士