

References

Chapter 1.

- [1.1] Yue Kuo, Thin Film Transistors, vol.2, Texas A&M University, U.S.A.
- [1.2] S. J. Battersby, "System on panel for mobile displays," AMLCD Tech. Dig., pp. 5-8, 2001
- [1.3] M. Furuta, S. Maegawa, H. Sano, T. Yoshioka, Y. Uraoka, H. Tsutsu, L. Kobayashi, T. Kawamura, and Y. Miyata, "A 2.8-in. diagonallow-temperature-purcessed poly-Si TFT with a new LDD structure," in Proc. EuroDisplay'96, pp. 547-550, 1996
- [1.4] M. Kinugawa, "TFT Cell Technology for High Density SRAMs," Electrochem. Soc. Proc. Thin Film Transistor Technologies, 92-94, pp. 145-153, 1992
- [1.5] S. Shukuri, T. Kure, T. Kobayashi, Y. Gotoh, and T. Nishida, "A semi-static complementary gain cell technology for sub1 V supply DRAM's," IEEE Transactions on Electron Devices, 41(6), 926-931, 1994
- [1.6] S. Koyama, "A Novel Cell Structure for Giga-bit EPROMs and Flash Memories Using Polysilicon Thin Film Transistors," Symp. VLSI Technol. Diest, 44-45, 1992
- [1.7] K. Yano, T. Ishii, T. Hashimoto, T. Kobayashi, F. Murai, and K. Seki, "Roomtemperature single-elctron memory," IEEE Trans. Electron Dev., 41(9), 1628-1637, 1994
- [1.8] T. Harada, A. Sato, M. Kinjo, Y. Katayama, S. Sato, and K. Nakajima, "New nonvolatile analog memories for analog data processing," Jpn. J. Appl. Phys., 39, 2291, 2000
- [1.9] F. Le Bihan, E. Carvou, B. Fortin, R. Rogel, A. C. Salaun, O. Bonnaud,

“Realization of polycrystalline silicon magnetic sensors,” Sensors and Actuators A, 88, 133-138, 2001

- [1.10] N. D. Young, G. Harkin, R. M. Bunn, D. J. McCulloch, R.W. Wilks, and A. G. Knapp, *“Novel fingerprint scanning arrays using polysilicon TFT’s on glass and polymer substrates,”* IEEE Electron Device Lettes, 18(1), 19-20, 1997
- [1.11] Yojiro Matsueda, Satoshi Inoue, and Tatsuya Shimoda, *“Concept of System on Panel,”* AMLCD Tech. Dig., pp. 77-80, 2001
- [1.12] Corning 1737 AMLCD Glass Substrates - Material Information, Corning Ltd.
- [1.13] T. Noguchi, *“Appearance of single-crystalline properties in fine-patterned Si thin film transistors by solid phase crystallization,”* Jpn. J. Appl. Phys., Vol. 32, p. L1548, 1993
- [1.14] M. Wong, Z. Jin, G. A. Bhat, P. C. Wong, and H.S. Kwok, *“Characterization of the MIC/MILC interface and its effects on the performance of MILC thin-film transistors,”* IEEE Trans. Electron Devices, Vol. 47, pp.1061-1067, May 2000
- [1.15] S. D. Brotherton, D. J. McCulloch, J. P. Gowers, J. R. Ayres and M. J. Trainor, *“Influence of melt depth in laser crystallized poly-Si thin film transistors,”* J. Appl. Phys., 82, 4086, 1997

Chapter 2.

- [2.1] Akito HARA , Fumiyo TAKEUCHI, Michiko TAKEI, Katsuyuki SUGA, Kenichi YOSHINO, Mitsuru CHIDA, Yasuyuki SANO and Nobuo SASAKI, *“High-Performance Polycrystalline Silicon Thin Film Transistors on Non-Alkali Glass Produced Using Continuous Wave Laser*

Lateral Crystallization,” Jpn. J. Appl. Phys, Vol.41, pp. L311–L313, 2002

[2.2] Jae-Hong Jeon, Min-Cheol Lee, Kee-Chan Park, and Min-Koo Han, “*A New Polycrystalline Silicon TFT With a Single Grain Boundary in the Channel,*” IEEE ELECTRON DEVICE LETTERS, VOL.22, NO.9, pp.429-431, 2001

[2.3] Mark A. Crowder, Member, IEEE, A. Tolis Voutsas, Steven R.Droes, Masao Moriguchi, and Yasuhiro Mitani, “*Sequential Lateral Solidification Processing for Polycrystalline Si TFTs,*” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 4, pp. 560-568, 2004

[2.4] K. R. Olasupo and M. K. Hatalis, “*Leakage Current Mechanism in Sub-Micron Poly silicon Thin-Film Transistors,*” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 43, NO. 8, pp. 1218-1223, AUGUST 1996

[2.5] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M. Rider, “*Conductivity behavior in polycrystalline semiconductor thin film transistors,*” J. Appl. Phys. 53(2), pp.1193-1202, February 1982

Chapter 3.

[3.1] Sze S M 1981 Physics of Semiconductor Devices 2nd edn (New York: Wiley)

[3.2] Bruce E. Deal, “*Standardized Terminology for Oxide Charges Associated with Thermally Oxidized Silicon,*” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. ED-27, NO. 3, MARCH 1980

[3.3] Kook Chul Moon, Jae-Hoon Lee, and Min-Koo Han, “*The Study of Hot-*

Carrier Stresson Poly-Si TFT Employing C-V Measurement,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL.52, NO.4, pp512-517, APRIL 2005

[3.4] Yue Kuo THIN FILM TRANSISTORS Vol.2 (Texas A&M University, U.S.A.)

[3.5] Filippou V. Farmakidis, Jean Brini, George Kamarinos, Constantinos T. Angelis, Charalambos A. Dimitriadis, and M. Miyasaka, “*On-current Modeling of Large-Grain Polycrystalline Silicon Thin-Film Transistors,*” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL.48, NO.4, pp.701-706, APRIL2001

[3.6] KAIZAD MISTRY, and BRIAN DOYLE, “*The Role of Electron Trap Creation in Enhanced Hot-Carrier Degradation During AC Stress,*” IEEE ELECTRON DEVICE LETTERS, VOL. 11, NO. 6, pp.267-269, JUNE 1990

[3.7] KAIZAD MISTRY, and BRIAN DOYLE, “*A Model for AC Hot-Carrier Degradation in n-Channel MOSFET’s,*” IEEE ELECTRON DEVICE LETTERS, VOL. 12, NO. 9, pp.492-494, SEPTEMBER 1991

[3.8] Kow Ming CHANG , Yuan Hung CHUNG and Gin Ming LIN, “*Hot Carrier Induced Degradation in the Low Temperature Processed Polycrystalline Silicon Thin Film Transistors Using the Dynamic Stress,*” Jpn. J. Appl. Phys. Vol. 41, pp.1941-1946, 2002

[3.9] Yoshiaki Toyota, Takeo Shiba, and Makoto Ohkura, “*A New Model for Device Degradation in Low-Temperature N-Channel Polycrystalline Silicon TFTs Under AC Stress,*” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 6, pp.927-933, JUNE 2004

[3.10] Yukiharu Uraoka, Tomoaki Hatayama, Takashi Fuyuki, Tetsuya Kawamura, and Yuji Tsuchihashi, “*Reliability of Low Temperature Poly-Silicon TFTs Under Inverter Operation,*” IEEE TRANSACTIONS ON

ELECTRON DEVICES, VOL. 48, NO. 10, pp.2370-2374, OCTOBER
2001

- [3.11] Kook Chul Moon, Jae-Hoon Lee, and Min-Koo Han, "*The Study of Hot-Carrier Stress on Poly-Si TFT Employing C-V Measurement,*" IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 4, pp.512-517, APRIL 2005

Chapter 4

- [4.1] Sze S M 1981 Physics of Semiconductor Devices 2nd edn (New York: Wiley)
- [4.2] M. D. Jacunski, M. S. Shur and M. Hack, IEEE Trans. Electron Devices, 43, 1433, 1996



RESUME

姓 名：李 逸 哲

性 別：男

出生年月日：民國 67 年 7 月 23 日

住 址：台北市愛國東路114號

學 歷：



國立台灣師範大學物理學系學士 (85.09-89.06)

國立交通大學光電工程研究所碩士班 (93.09-95.06)

碩士論文題目：

低溫多晶矽薄膜電晶體在動態操作下之可靠度研究

Study on Reliability of Low-Temperature Polycrystalline Silicon

Thin Film Transistors under Dynamic Stress