

CONTENTS

ABSTRACT (CHINESE)	i
ABSTRACT (ENGLISH)	ii
ACKNOWLEDGEMENTS	v
CONTENTS	vi
LIST OF TABLES	viii
LIST OF FIGURES	ix
CHAPTER 1 INTRODUCTION	1
1.1 Background	1
1.2 Some Solutions for Conventional Fully-Salicided GGNMOS	2
1.3 Thesis Organization	4
Figures of Chapter 1	7
CHAPTER 2 Robustness Design for GGNMOS Transistors	13
2.1 Proposed Two Types of Salicided GGNMOS Transistors	13
2.2 Experiment Design	14
2.3 Summary	15
Figures of Chapter 2	17
CHAPTER 3 Experiment Results	24
3.1 TLP I-V Curve Results	24
3.2 TLP, HBM and MM Results of GGNMOS Transistors with Different DCGS	25
3.3 TLP, HBM and MM Results of GGNMOS Transistors with Different Gate Length	26

3.4	TLP, HBM and MM results of GGNMOS Transistors with Different Number of Fingers	27
3.5	TLP, HBM and MM Results of GGNMOS Transistors with Different Gate Width	27
3.6	TLP, HBM and MM Results of GGNMOS Transistors with Different Salicide Blocking Region to Gate Spacing	28
3.7	TLP, HBM and MM Results of GGNMOS Transistors with Different Separated N-well to N-well Spacing	28
3.8	TLP, HBM and MM Results of GGNMOS Transistors with Different N-well to Gate Spacing	28
3.9	Discussion	29
3.10	Summary	29
	Figures of Chapter 3	31
CHAPTER 4 Failure Analysis		46
4.1	Failure Analysis Procedure	46
4.2	HBM Results and Discussion	46
4.3	MM Results and Discussion	47
4.4	Discussion	49
4.5	Conclusion	50
	Figures of Chapter 4	51
CHAPTER 5 CONCLUSIONS AND FUTURE WORKS		66
5.1	Conclusions	66
5.2	Future Works	66
REFERENCES		67
VITA		69

