LIST OF TABLES

CHAPTER 3

- Table 3.1. The TLP measured It2, HBM and MM ESD levels of GGNMOS with varied channel length, DCGS in 0.25 µm salicided CMOS process.
- Table 3.2. The TLP measured It2, HBM and MM ESD levels of GGNMOS with varied fingers number, channel width in 0.25 µm salicided CMOS process.
- Table 3.3. The TLP measured It2, HBM and MM ESD levels of GGNMOS with varied N-well to N-well spacing, salicide blocking region to gate spacing, in 0.25 µm salicided CMOS process.

CHAPTER 4



Table 4.1. Summary of failure locations of different structures NMOS transistors under HBM and MM ESD zapping.