




**Fig. 4.9** SEM failure picture of dummy gate structure transistor under MM ESD zapping. (MM ESD robustness = 175 V, W/L = 240  $\mu\text{m}$ /0.25  $\mu\text{m}$ , dummy-gate length = 0.5  $\mu\text{m}$ )




**Fig. 4.10** SEM failure picture of FOX structure NMOS transistor under MM ESD zapping. (MM ESD robustness = 175 V, W/L = 240  $\mu\text{m}$ /0.25  $\mu\text{m}$ )




**Fig. 4.11** SEM failure picture of fully-salicided structure NMOS transistor under MM ESD zapping. (MM ESD robustness = 225 V, W/L = 240  $\mu\text{m}$ /0.25  $\mu\text{m}$ )




**Fig. 4.12** SEM failure picture of salicide-blocking structure NMOS transistor under MM ESD zapping. (MM ESD robustness = 550 V, W/L = 240  $\mu\text{m}$ /0.25  $\mu\text{m}$ )



**Fig. 4.13** The waveform of fully-salicided structure GGNMOS transistor under 1.1 kV HBM ESD zapping. (W/L = 240  $\mu\text{m}$ /0.4  $\mu\text{m}$ )




**Fig. 4.14** The waveform of dummy-gate structure GGNMOS transistor under 1.1 kV HBM ESD zapping. (W/L = 240  $\mu\text{m}$ /0.4  $\mu\text{m}$ )



100.000ns

**Fig. 4.15** The waveform of fully-salicided structure GGNMOS transistor under 130 V MM ESD zapping. (W/L = 240  $\mu\text{m}$ /0.4  $\mu\text{m}$ )



100.000ns

**Fig. 4.16** The waveform of dummy-gate structure GGNMOS transistor under 130 V MM ESD zapping. (W/L = 240  $\mu\text{m}$ /0.4  $\mu\text{m}$ )

# CHAPTER 5

## CONCLUSIONS AND FUTURE WORKS

### 5.1 Conclusions

To improve the non-uniform turn-on issue and current localization in salicide CMOS technology, four different types of transistors are fabricated and compared previously. A novel dummy-gate structure NMOS transistor proposed to significantly improve machine-mode ESD robustness has been practically verified in 0.25  $\mu\text{m}$  CMOS process in this work. The MM level of proposed dummy-gate structure NMOS transistor with dimension of  $W/L = 240 \mu\text{m}/0.25 \mu\text{m}$  is greater than 400 V. However, HBM ESD robustness of this kind GGNMOS is not better than that of conventional structure. The HBM ESD robustness of transistors is clamped by DCGS and drain contact to dummy-gate spacing discussed in Chapter 3 and Chapter 4. On the whole, the proposed novel dummy-gate structure NMOS transistor is process compatible with general CMOS process without any extra process to improve MM ESD robustness.

### 5.2 Future Works

According to the experimental results in Chapter 3 and Chapter 4, the MM ESD robustness of GGNMOS has been improved by applying novel dummy-gate structure. However, HBM ESD robustness of GGNMOS with dummy gate structure is not better than that with conventional structure. This is because HBM ESD robustness of transistors is limited by drain contact to dummy-gate spacing. So, the result is quite different with the expected goal. So, the drain contact to dummy gate spacing needs to be optimized to get a good ESD result.

## REFERENCES

- [1] A. Amerasekera and C. Duvvury, "ESD in silicon integrated circuits", John Wiley & Sons, 1995.
- [2] C. Duvvury, R. Mcphee, D. Baglee, and R. Rountree, "ESD protection reliability in 1  $\mu$ m CMOS technologies," in *Proc. IRPS.*, 1986, pp. 199-204.
- [3] K. Chen, G. Giles, and D. Scott, "Electrostatic discharge protection for one micron CMOS devices and circuit," in *IEDM Tech. Dig.*, 1986.
- [4] S. G. Beebe, "Methodology for layout design and optimization of ESD protection transistors," in *Proc. EOS/ESD Symp.*, 1996, pp. 265-275.
- [5] B. G. Carbajal, R. A. Cline, and B. H. Andresen, "A successful HBM ESD protection circuit for micron and sub-micron level CMOS," in *Proc EOS/ESD Symp.*, 1992, pp. 234-237.
- [6] G. Notermans, "On the use of N-well resistors for uniform triggering of ESD protection element," in *Proc. EOS/ESD Symp.*, 1997, pp. 221-229.
- [7] T. Liou, C. S. Tseng, and R. Merrill, "Hot electron-induced degradation of conventional, minimum overlap, LDD and DDD N-channel MOSFETs," *IEEE Circuits and Devices*, pp. 9-15, 1988.
- [8] C. Duvvury, R. Rountree, H. Stiegler, T. Polgreen, and D. Corum, "ESD phenomena in graded junction devices," in *Proc. IRPS.*, 1989, pp. 71-76.
- [9] S. Daniel and D. Krieger, "Process and design optimization for advanced CMOS I/O ESD protection devices," in *Proc. EOS/ESD Symp.*, 1990, pp. 206-211.
- [10] G.-L. Lin and M.-D. Ker, "Fabrication of ESD protection device using a gate as silicide blocking mask for a drain region scaling limits and projection," in *IEDM Tech. Dig.*, 1996, pp. 319-322.
- [11] R. McPhee, C. Duvvury, R. Rountree, and H. Domingos, "Thick oxide ESD



performance under process variation,” in *Proc. EOS/ESD Symp.*, 1986, pp. 173-181.

- [12] C. S. Kim, H. B. Park, Y. G. Kim, D. G. Kang, M. G. Lee, S. W. Lee, C. H. Jeon, H. G. Kim, Y. J. Yoo, and H. S. Yoon, “A novel NMOS transistor for high performance ESD protection device in 0.18 $\mu$ m CMOS technology utilizing salicide process,” in *Proc. EOS/ESD Symp.*, 2000, pp. 407-412.



# VITA

姓 名： 陳 啟 銘

學 歷：

國立交通大學電子物理學系 (79年9月~83年6月)

國立交通大學電子研究所碩士在職專班 (89年9月~93年6月)

經 歷：

1. 旺宏電子 - Product engineer / memory design (86年7月~)

論文名稱：矽化金屬互補式半導體製程之新型靜電放電防護元件

**New ESD protection devices with dummy-gate structure in a fully salicided CMOS technology**

