

# Chapter 1

## Introduction


### 1.1 Overviews

Recently, memory technologies which driven by the more and more increasing demand for mobile capabilities, Personal Digital Assistant (PDA), computer, and some electric consumer products, have developed rapidly for the need in the people's subsistence. Memories can be divides into two main classes by whether the storage data can be affected by the power supply. One is volatile memory, and the other is non-volatile memory.

In 1967, D. Kahng and S. M. Sze invented the first floating-gate(FG) nonvolatile semiconductor memory at Bell Labs[1], nonvolatile memory device have been extensively used in integrated circuits such as the electrically alterable read-only memory(EAROM), the erasable-programmable read-only memory(EPROM), electrically erasable and programmable read-only memory(EEPROM),and the nonvolatile random-access memory(NVRAM), Flash memories have good ability of program/erase (P/E) operation, smaller area, and low cost. So far, the most far-flung nonvolatile memory array is the Flash memory. It has a byte-selectable programming operation joint with a sector erasing at the one time. Recently, the nonvolatile semiconductor memory devices play an important role in memory applications because of its low-voltage and low-power features for portable commercial devices.

The famous commercial Flash memory is Intel ETOX (EPROM Tunnel Oxide) structure [2]. The ETOX are "written" and "erase" by Channel-Hot-Electron programming and Folwler-Nordheim(FN) or Band to Band Hot Hole (BTBHH)[3],respectively. The threshold voltage ( $V_T$ ) shift between the programmed and erase states that it is call memory windows. With the semiconductor technology scale down to nano scale, the ultra-thin oxide quality has been improved. Such as polysilicon-oxide-nitride-oxide- silicon (SONOS)[4-5], and metal nitride oxide silicon (MNOS)[6]. The ONO (oxide-nitride-oxide) type gate dielectric stack

has been improved charge leakage through the control gate for ON (oxide-nitride) type. The electron injection to nitride layer (charge storage layer) method by FN-tunneling, directing tunnel and Frenkel-Poole emissions. Similarly, the trap electron inject to channel from nitride layer. When the control gate is to apply positively bias, electrons will tunnel from the channel through the  $\text{SiO}_2$  into the nitride layer. On the other part, when the control gate is to apply negatively bias, the trap electrons are ejected into the channel. In next generation nonvolatile memories, the SONOS-type Flash memories have attracted much attention for the application in electrical product. According to the International Technology Roadmap for Semiconductors (ITRS) [7], high-k dielectric materials would be able to maintain an equivalent potential difference from the floating gate to the device body for a larger thickness compared to  $\text{SiO}_2$ . The charge leakage of trap layer would be minimized and the scaling limits would be extended.



In addition, using high-k dielectric trapping layer show the advantages, for instance, high program/erase speed, easy to fabricate, power consumption and low programming voltage, better potential for scalability below the 70-nm node, according to the International Technology Roadmap for Semiconductors (ITRS). Hafnium oxide ( $\text{HfO}_2$ ) is considered to replace SONOS-type Flash memory of  $\text{Si}_3\text{N}_4$  film [8]. Hafnium oxide is expected to have better charge trapping characteristics than the conventional  $\text{Si}_3\text{N}_4$  films. Such as density of trap state, deep trap energy level to achieve longer retention time is better than  $\text{Si}_3\text{N}_4$  films [9-10]. Different from volume-distributed charge traps memories, nanocrystal can be uniformly deposited as a two-dimensional (2-D) distribution on a thin tunnel oxide. The nanocrystal can store the charge locally thanks to the well isolation of nanocrystal from each other and mainly formation of good conductive paths between the near nodes. Usually, nanocrystal is small clusters of silicon atoms with size of 5 to 10 nm in diameter.

Due to its low voltage, low power and high speed programming features, p-channel flash memories [1-2] have been evolved as a promising cell for real applications in the future. In a

certain design of p-channel flash cells, programming of the cell can be achieved either by channel-hot-hole impact ionization induced channel-hot-electron injection (CHE) or by band-to-band (BTB) tunneling induced hot-electron injection at the drain side. Erasing of the cell can be accomplished by electron channel Fowler-Nordheim(F-N) ejection from the floating gate. Here, both Programming schemes, CHE and BTB, will generate the so-called oxide damages, which include the interface state  $N_{it}$  and the oxide trap charge  $Q_{ox}$ . In Steve S. Chung et. al.[3] paper, for the first time, a comparative study of p-channel flash memory performance and reliability have been presented in details for two different programming schemes. In Jao-Hsian Shiue et. al.[4] paper. The interface trap density ( $D_{it}$ ) generated under these kinds of Fowler-Nordheim (FN) stress and Substrate-hot-hole stress. The injection of impact-ionization-generated hot holes is found to be the most important reason for interface trap generation under  $V_g < 0$  FN stress at high oxide field. The generated interface-trap density under Substrate-hot-hole stress increases with increasing gate oxide field. It is also found that the Substrate-hot-hole stress induces more interface traps than Substrate-hot-electron stress.

Instead of using N-channel cells, P-channel cells[5]-[13], known for the high injection efficiency and low programming drain current, are quite suitable for low-voltage and low-power applications. The developing trend of Flash memory has gone in the way of multi-level storages. The most important issue is to precisely control a tight threshold voltage distribution at different levels. To achieve tight threshold voltage distribution in multi-level Flash memory, the bit-by-bit verification which slows down the programming speed can be performed. The multi-level applications of P-channel Flash memory was first proposed in [14-15]. In this paper, the multi-level p-channel Flash memory cell by employed FN tunneling and CHEI operations simultaneously to achieve a Self-convergent programming process and used BBHE as an erase method. The multi-level p-channel Flash memory characteristics are also reported. Development, abundant reports [16]-[19] focused on providing self-convergent programming and erase in N-channel flash memory. Different programming mechanisms

were studied, such as channel-electron-induced-avalanche -hot-carrier (CHIA-HC) by Tamada et. al[16]. band-to-band-tunneling-induced-hot-electron by D.-P. Shum et al[17], punch-through-induced-hot-carrier and parasitic-bipolar-induced -hot-carrier by Chi et al.[18]. substrate-current-induced-hot-electron (SCIHE) injection by Hu et al.[19].

## 1.2 Motivation

The high density flash memories for stand-alone data storage application require device with device size minimizations. in the feature, with device size scale down, the high-k trapping layer of SONOS type structure can improved electrostatic control of the channeling region in lee et al. has reported high-k silicate materials. The high-k nanocrystal charge-trapping layer can be fabricated by annealing method, such as  $\text{HfSi}_x\text{O}_y$ . It is  $\text{SiO}_2$  around the  $\text{HfO}_2$  nanocrystal. In the charge storage state, it will be trapped in nanocrystal side or around nanocrystal, the storage charge isolated by silicon dioxides. Hence, less chance of charge loss is expected and a local defect of tunnel oxide will not cause a severe charge loss. The charge-trapping layers by nanocrystal structure improve on retention of nonvolatile memories. On account of above, we want to fabricate a device with  $\text{HfO}_2$  nanocrystal as charge trapping layer. And the device show large memory windows, good program/erase speed, good retention, and good endurance.

## 1.3 Organization of the Thesis

In the follower section, we will show our research efforts. In chapter 2, the electrical characteristics and fabrication process of SiGe channel flash memory with  $\text{HfO}_2$  trapping layer will be proposed. The experiment results reveal that the program/erase speed and endurance of our device have good performance. In chapter 3, the electrical characteristics and fabrication process of SiGe channel flash memory with  $\text{HfO}_2$  nanocrystal trapping layer

will be proposed. The experiment results reveal that the program/erase speed and endurance of our device have good performance. In chapter 4, the electrical characteristics and fabrication process of P-channel SONOS-type memories by HfO<sub>2</sub> nanocrystal trapping layer will be proposed. The experiment results reveal that the program/erase speed, large memory window and retention of our device have good performance.



## Reference

- [1] D. Kahng and S. M. Sze, *Bell Syst. Tech. J.*, 46, 1288(1967).
- [2] Stephen Keeney, "A 130nm Generation High Density ETOX™ Flash Memory Technology," *IEDM Tech. Dig.*, p.41-44, 2001.
- [3] Aaron Thean, and Jean-Pierre Leburton, "Flash Memory: towards single-electronics," *IEEE Potentials*, p.35-41, 2002.
- [4] S. M. Sze, "Physics of Semiconductor Devices," 2<sup>nd</sup> Edition, John Wiley and Sons, p.504, 1983.
- [5] Boax Eitan, Paolo Pavan, Ilan Bloom, Efraim Aloni, Aviv Formmer, and David Finzi, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," *IEEE Electron Device Letters*, Vol. 21, No. 11, November 2000.
- [6] Jiankang Bu, and Marvin H. White, "Effects of Two-Step High Temperature Deuterium Anneals on SONOS Nonvolatile Memory Devices," *IEEE Electron Device Letters*, Vol.22, No.1, Jan 2001.
- [7] "Test and Test equipment" in *The International Technology Roadmap for Semiconductors (ITRS)*, 2001, pp.27-28.
- [8] Y.N. Tan, W. K. Chim, W. K. Choi, M. S. Joo, T. H. Ng, and B. J. Cho, "High-k HfAlO charge trapping layer in SONOS-type nonvolatile memory device for high speed operation," in *IEDM Tech. Dig.*, 2004, pp.889-892.
- [9] W. J. Zhu, Tso-Ping Ma, Takashi Tamagawa, J. Kim, and Y. Di, "Current Transport in Metal/Hafnium Oxide/Silicon Structure," *IEEE electron Device Letters.*, vol.23, no. 2, pp. 97-99, Feb. 2002.
- [10] G. D. Wilk, R. M. Wallace, J. M. Anthony, "High-k gate dielectrics: Current status and materials properties considerations", *Applied Physics Review*, vol. 89, no. 10, pp. 5243-5275, May 2001.

- [11] C. C.-H. Hsu et al., *Exf. Ah. SSDM*, Tsukuba, p. 140.1992.
- [12] T. Ohnakado et al., in *IEDM Tech. Dig.*, p. 279.1995.
- [13] Steve S. Chung, S. N. Kuo, C. M. Yih, and T., S. Chao “Performance and Reliability Evaluations of P-Channel Flash Memories with Different Programming Schemes.” *IEDM* 97-295.
- [14] Jao-Hsian Shiue et. al. "A study of interface trap generation by Fowler-Nordheim and Substrate-hot-carrier stresses for 4-nm thick gate oxides," in *IEEE transactions on electron devices*, vol. 46, NO.8, August 1999.
- [15] C. C.-H. Hsu *et al.*, “A high speed, low power p-channel Flash EEPROM using silicon rich oxide as tunneling dielectric,” in *Proc. Conf. Solid State Devices and Materials*, 1992, pp. 140–141.
- [16] T. Ohnakado et al., “Novel electron injection method using band-to-band tunneling induced hot electron (BBHE) for Flash memory with a p-channel cell,” *IEDM Tech. Dig.*, pp. 279–282, 1995.
- [17] T. Ohnakado *et al.*, “Novel self-limiting program scheme utilizing N-channel select transistors in P-channel DINOR Flash memory,” in *IEDM Tech. Dig.*, 1996, pp. 181–184.
- [18] O. Takahiro, T. Hiroshi, K. Hayashi, and M. D. K. Kaisha, “Non-volatile semiconductor memory device capable of high speed programming/erasure, U.S. patent no. 5818761” Oct. 6, 1998.
- [19] S. J. Shen, C. S. Yang, Y. S. Wang, and C. C.-H. Hsu, “Novel self-convergent programming scheme for multilevel P-channel Flash memory,” in *IEDM Tech. Dig.* 1997, pp. 287–290.
- [20] R.-L. Lin, Y.-S. Wang, and C. C.-H. Hsu, “P-channel Flash memory,” in *Proc. NVSMW*, 1998, pp. 27–34.

- [21] T. S.-D. Chang, "PMOS memory cell with hot electron injection programming and tunneling erasing, U.S. Patent no. 5687118," Nov. 11, 1997.
- [22] T. S.-D. Chang, "PMOS flash memory cell capable of multi-level threshold voltage storage, U.S. Patent no. 5666307," Sept. 9, 1997.
- [23] T. S.-D. Chang, "non-volatile electrically erasable memory with PMOS transistor NAND gate structure, U.S. Patent no. 5581504," Dec. 3, 1996.
- [24] S. J. Shen, C. S. Yang, Y. S. Wang, and C. C.-H. Hsu, "Novel self-convergent programming scheme for multilevel P-channel Flash memory," in *IEDM Tech. Dig.* 1997, pp. 287–290.
- [25] Lin, F.R.-L.; Yen-Sen Wang; Hsu, C.C.-H., "Multi-Level P-channel Flash Memory," *Solid-State and Integrated Circuit Technology*, 1998. Proceedings. 1998 5th International Conference on 21-23 Oct. 1998 Page(s):457 - 463.
- [26] S. Yamada *et al.*, "A self-convergence erasing scheme for a simple stacked gate Flash EEPROM," in *IEDM Tech. Dig.*, 1991, pp. 307–311.
- [27] D. P. Shum *et al.*, "A novel band-to-band tunneling induced convergence mechanism for low current, high density Flash EEPROM applications," in *IEDM Tech. Dig.*, 1994, pp. 41–44.
- [28] M. H. Chi and A. Bergemont, "Multilevel Flash/EPROM memories: New self-convergent programming methods for low voltage applications," in *IEDM Tech. Dig.*, 1995, pp. 271–274.
- [29] C.-Y. Hu *et al.*, "Substrate-current-induced hot electron (SCIHE) injection: A new convergence scheme for Flash memory," in *IEDM Tech. Dig.*, 1995, pp. 283–287.