Contents	
Contents	•••••• v
Content of Picture	vii
Content of Table	xii
Chapter 1 Introduction	1
1.1 Brief Introduction	1
1.2 Organization of the Thesis	4
Chapter 2 History of Image Sensor & others re	esearch 5
2.1 Photoelectric effect	5
2.1.1 Light versus Electromagnetic Waves	7
2.1.2 Theorem of Photoelectric Effect	
2.2 Thoto Detector	14
2.1.2 Phototransistors	
2.3 CCD & CMOS	23
2.4 Wide Dynamic Range research	
2.4.1 Dual Sampling [25]	
2.4.2 Logarithm Conversion [26] 2.4.3 Capacitance Modulation Conversion [21][27]	
2.4.4 Pixel Level ADC with Multi-Sampling [22][28]	
2.4.5 Pixel Level Analog Processing [8][29][30][31][32][33] 2.5 Differential Difference Amplifier (DDA) [9][34]	
2.6 Temperature Compensated Circuit [10]	36
2.7 Bandgan Circuit [3] [13]	39
Chapter 3 Wide Dynamic Range & Temperatu	re
Compensated Gain CMOS Image Sensor in	10
Automotive Application	43
3.1 System Architecture	
3.2 Circuit Design	44
3.2.1 Analog Memory in Active Pixel Sensor (AMAPS)	44
3.2.2 Correlated Double Sampling Circuit	
3.2.4 Bandgap Reference	
5.2.5 Large Analog System Dias Circuit [5]	

3.2.6 Timing Generator	59
Chapter 4 Implementation, Test Platform &	Result61
4.1 Chip Design Flow & Implementation	61
4.2 Chip Layout	
4.3 Test Platform Design	
4.4 Result	71
Chapter 5 Conclusion	74
5.1 Conclusion	74
5.2 Future Work	74
References	76
Appendix	80
A. Design Rule Check	
B. Layout Versus Schematic check	
C. Pins Instructions & SPEC Table	
D. CIC Tapeout Review Form	
E. CIC Tapeout Question & Reply	

Content of Picture

FIG. 1.1-1 THE CROSS-SECTIONAL VIEW OF DIGITAL CAMERA SONY-A100 EXTRACTED FROM ARENA
Nikkeibp Report < 1 >
FIG. 1.1-2 FRAME QUALITY ON CMOS IMAGE SENSOR WHICH IN 65°C,85°C AND 105°C EXTRACTED
FROM M. SCHANZ, C. NITTA, A. BUBANNM, B. J. HOSTICKA, R. K. WERTHEIMER, "A
HIGH-DYNAMIC-RANGE CMOS IMAGE SENSOR FOR AUTOMOTIVE APPLICATIONS", IN IEEE JSSC, VOL.
35,NO.7, PP.932~938, JULY 2000. [5]
FIG. 1.1-3 FOUR INTEGRATION TIME WITH THREE DIFFERENT GAIN TO SOLVE FRAME PROBLEM
EXTRACTED FROM B. J. HOSTICKA, W. BROCKHERDE, A. BUBANNM, T. HEIMANN, R. JEREMIAS, A.
KEMNA, C. NITTA, O. SCHREY, "CMOS IMAGING FOR AUTOMOTIVE APPLICATIONS". IN IEEE TRANS.
ELECTRON DEVICES, VOL. 50, No.1, pp.173~183, JANUARY 2003, [6]
FIG. 1.1-4 LEAKAGE CURRENT ON DIFFERENCE VOLTAGE(A) 在 N+/N-WELL/PSB(B)N+/P-WELL 1000/T
VERSUS n_i and n_i^- variation (n_i : intrinsic concentration) extracted from N. V.
LOUKIANOVA, H. O. FOLKERTS, J. P. V. MAAS, D. W. E. VERBURGT, A. J. MIEROP, W. HOEKSTRA, E.
Roks, A. J. P. Theuwissen, "Leakage Current Modeling of Test Structures for
CHARACTERIZATION OF DARK CURRENT IN CMOS IMAGE SENSORS", IN IEEE TRANS. ELECTRON
DEVICES, VOL. 50, NO.1, PP.77~83, JANUARY 2003. [7]4
FIG. 2.1-1 SNAPSHOT OF ELECTROMAGNETIC WAVE EXTRACTED FROM MONOS LAB IN LEIDEN UNIVERSITY,
NETHERLANDS < 3 >
FIG. 2.1-2 DEFINITION OF WAVELENGTH EXTRACTED FROM MONOS LAB IN LEIDEN UNIVERSITY,
NETHERLANDS < 3 >
FIG. 2.1-3 ELECTROMAGNETIC WAVE SPECTRUM EXTRACTED FROM PHYSICS DEMO LAB IN NTNU < 2 >7
FIG. 2.1-4 INFRARED RAY APPLICATION EXTRACTED FROM DIPOL WEBSITE < 4 >
FIG. 2.1-5 WHITE LIGHT EXTEND BY PRISM EXTRACTED FROM DHD MULTIMEDIA GALLERY < 5 >
FIG. 2.1-6 INFRARED X-RAY OF HAND EXTRACTED FROM COLORXRAYS.COM < 6 >
FIG. 2.1-7 LENARD PHOTON EXPERIMENT (GET PLATE) EXTRACTED FROM MICHAEL FOWLER. "THE
Photoelectric $Effect$ "< 7 >
FIG. 2.1-8 LENARD PHOTON EXPERIMENT (DON'T GET PLATE) EXTRACTED FROM MICHAEL FOWLER. "THE
PHOTOELECTRIC EFFECT $(< 7 > 13)$
FIG. 2.2-1 JUNCTION DEVICES AVAILABLE IN A STANDARD N-WELL CMOS PROCESS FOR LIGHT
DETECTION. THE COMPLEMENTARY STRUCTURES ARE OBTAINED IN A P-WELL PROCESS. THE
ACTIVE IUNCTION IS SHADED FOR FACH DEVICE (A) WELL/SUBSTRATE $\left(\frac{n}{2}, \frac{n}{2}\right)$ DIODE: (B)
DIFFUSION/SUBSTRATE (n^+/n^-) DIODE: (c) DIFFUSION/WELL (n^+/n^-) DIODE: (b)
DIFFUSION SUBSTRATE $(n + p)$ blobe, (c) diffusion well $(p + n)$ blobe, (b)
(p' n p) vertical bipolar transistor; <i>extracted from Tamás Roska, Angel</i>
Rodríguez – Vázquez, "Towards the Visual Microprocessor – VLSI Design and the Use of
Cellular Neural Network Universal Machines" Chapter 5 Light-sensitive Devices in CMOS
PAGE 185 [4]
FIG. 2.2-2 PHOTO-GENERATION OF CARRIERS IN A PHOTODIODE. ELECTRON-HOLE PAIRS WHICH ARE
CREATED IN THE DEPLETION REGION OF THE REVERSE BIASED JUNCTION CAN BE DETECTED AS
AN INCREASE IN THE REVERSE CURRENT (PHOTOCONDUCTIVE MODE OF OPERATION) OR AS A
CHANGE IN THE VOLTAGE ACROSS IT (PHOTOVOLTAIC MODE OF OPERATION);(A)
CROSS-SECTION OF THE DEVICE STRUCTURE: (B) ENERGY BAND DIAGRAM: (C) ELECTRICAL
DEDDESENTATION OF THE PHOTODIODE EVERACTED EROM TAMÁS ROSKA ÁNGEL RODRÍGUEZ_
Vázoliez "Towards the Visuai Microprocessor – VI SI Design and the Use of Celulia ar
NELIDAL NETWORK UNIVERSAL MACHINES" CHAPTER 5 LIGHT-SENSITIVE DEVICES IN CMOS PAGE 186
In the sensitive devices in CMOSTAGE 100
FIG. 2.2-3 QUANTUM EFFICIENCY FOR A SILICION p^{+}/n photodiode as a function of the
WAVELENGTH OF THE INCIDENT LIGHT EXTRACTED FROM TAMÁS ROSKA, ÁNGEL RODRÍGUEZ –
VÁZQUEZ, "TOWARDS THE VISUAL MICROPROCESSOR – VLSI DESIGN AND THE USE OF CELLULAR
NEURAL NETWORK UNIVERSAL MACHINES" CHAPTER 5 LIGHT-SENSITIVE DEVICES IN CMOS PAGE 187
[4]
FIG. 2.2-4 SPECTRAL RESPONSE OF n^{-}/n and n^{+}/n diodes as measured by Del brück in a

FIG. 2.2-4 SPECTRAL RESPONSE OF *n* / *p* AND *p* / *n* DIODES AS MEASURED BY DELBRUCK IN A BICMOS PROCESS EXTRACTED FROM TAMÁS ROSKA, ÁNGEL RODRÍGUEZ – VÁZQUEZ, "TOWARDS THE VISUAL MICROPROCESSOR – VLSI DESIGN AND THE USE OF CELLULAR NEURAL NETWORK UNIVERSAL

Machines" Chapter 5 Light-sensitive Devices in CMOS Page 188 【4】
FIG. 2.2-5 PHOTO-GENERATION OF CARRIERS IN A PHOTOTRANSISTOR. ELECTRON-HOLE PAIRS CREATED IN THE DEPLETION REGION OF THE REVERSE BIASED BASE/COLLECTOR JUNCTIONS
WILL INDUCE A BASE CURRENT, $I_{ph}^{}$,which will be amplified by the gain of the
TRANSISTOR, RESULTING IN AN EMITTER CURRENT WHICH IS $(1+eta_{_F})$ times the detected
CURRENT. (A) CROSS-SECTION OF THE DEVICE STRUCTURE; (B) ENERGY BAND DIAGRAM; (C
ELECTRICAL REPRESENTATION OF THE PHOTOTRANSISTOR <i>EXTRACTED FROM TAMÁS ROSKA, ÁNGEL</i> <i>RODRÍGUEZ – VÁZQUEZ, "TOWARDS THE VISUAL MICROPROCESSOR – VLSI DESIGN AND THE USE OF</i> <i>CELLULAR NEURAL NETWORK UNIVERSAL MACHINES" CHAPTER 5 LIGHT-SENSITIVE DEVICES IN CMOS</i> <i>PAGE 192 [4]</i>
EVER 2.2.6 Spectral response of u^{-}/v^{-} and v^{+}/u^{-} proper and $v^{+}/v^{-}/v^{-}$ vertical
FIG. 2.2-0 SPECIAL RESPONSE OF $n \mid p$ and $p \mid n$ diddes and $p \mid n \mid p$ vertical TRANSISTOR AS MEASURED BY DELED BY ON A BICMOS PROCESS SYTEMSTEE FROM TAXAS ROOM TO A
ÍNGEL RODRÍGUEZ – VÁZOUEZ "TOWARDS THE VISUAL MICROPROCESSOR – VLSU DESIGN AND THE USB
OF CELLULAR NEURAL NETWORK UNIVERSAL MACHINES" CHAPTER 5 LIGHT-SENSITIVE DEVICES IN
CMOS PAGE 194 【4】
FIG. 2.3-1 (A) READOUT ARCHITECTURES OF INTERLINE TRANSFER CCD AND (B) CMOS IMAGE
SENSORS EXTRACTED FROM ABBAS EL GAMAL, HELMY ELTOUKHY," CMOS IMAGE SENSORS", IEEE
CIRCUITS AND DEVICES MAGAZINE, PP. 6-20 MAY/JUNE 2005 [18]
FIG. 2.3-2 THE DEFERENCE OF CCD & CMOS ON CAMERA SYSTEM MODULE EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG 'S) COORDINATION 24
FIG. 2.3.3 CCDs' SIGNAL TRANSFER THEOREM EXTRACTED FROM THIS THESIS' (SH40-HANG HUNG 'S)
COORDINATION
FIG. 2.3-4 CIRCUIT CHAIN FROM PIXEL TO CDS EXTRACTED FROM KAZUYA YONEMOTO, HIROFUMI SUMI,
"A NUMERICAL ANALYSIS OF A CMOS IMAGE SENSOR WITH A SIMPLE
Fixed-Pattern-Noise-Reduction Technology", in IEEE Trans. Electron Devices, Volume
49, ISSUE 5, $PP./40 \sim /55$, $MAY 2002[20]$
OH DIGITAL COURSE CHAP 2 "SENSOR DEVICES: CCD & CMOS INAGE SENSOR EXTRACTED FROM MR
FIG. 2.4-1 COMPARISON OF CMOS DPS IMAGER VERSUS CCD IMAGER USING A HDR SCENE
EXTRACTED FROM ABBAS EL GAMAL, HELMY ELTOUKHY, "CMOS IMAGE SENSORS", IN IEEE CIRCUITS
AND DEVICES MAGAZINE, PP. 6-20 MAY/ JUNE 2005 [18]
FIG. 2.4-2 SCHEMATIC ILLUSTRATION OF DUAL-SAMPLE, DUAL OUTPUT IMAGER ARCHITECTURE
EXTRACTED FROM O. I. PETCH., E. K. FOSSUM, WIDE INTERSCENE DYNAMIC RANGE SMOS APS USING DITAL SAMPLING," IN IFFF TRANS, FLECTRON DEVICES, VOL 44, NO 10, PP 1721~1723 1007 [25] - 28
FIG. 2.4-3 LOGARITHM CONVERSION PIXEL CIRCUIT EXTRACTED FROM 萩原義雄、ほか、"対数変換形
CMOS えエリア固体撮像素子",映像情報メデイア學会誌, VOL.54, NO.2, PP.224~228, 2000.[26]
FIG. 2.4-4 (A) CAPACITANCE MODULATION PIXEL CIRCUIT (B) SIGNAL VALUE VERSUS
CAPACITANCE MODULATION EXTRACTED FROM S. J. DECKER, R. D. MCGRATH, K. BREHMER, AND C
G. SODINI, "A 256 × 256 CMOS IMAGING ARRAY WITH WIDE DYNAMIC RANGE PIXELS AND COLUMN
FIG 2.4.5 (A) EMBEDDED A/D PIXEL BLOCK AND COLUMN SENSE AMPLIELER CIRCUIT (B)
ILLUMINATION TO OUTPUT DIGITAL NUMBER TRANSFER CURVE EXTRACTED FROM D. YANG, A.
EL GAMAL, B. FOWLER, AND H. TIAN, "A 640X512 CMOS IMAGE SENSOR WITH ULTRAWIDE DYNAMIC RANGE FLOATING-POINT PIXEL-LEVEL ADC," IN IEEE JSSC, VOL.34, PP. 1821~1834, DEC. 1999.[22]
FIG. 2.4-6 IMAGE SENSOR BLOCK DIAGRAM <i>EXTRACTED FROM</i> Y. MURAMATSU, S. KUROSAWA, M. FURUMIYA, H. OHKUBO, Y. NAKASHIBA. "A SIGNAL-PROCESSING CMOS IMAGE SENSOR USING A SIMPLE ANALOG OPERATION", IEEE JSSC, VOL. 38, NO.1, JANUARY 2003[8]
FIG. 2.4-7 WIDE DYNAMIC-RAGE READOUT (A) TIMING CHART (B) POTENTIAL DIAGRAM AT HIGH
INCIDENT LIGHT (C) POTENTIAL DIAGRAM AT LOW INCIDENT LIGHT EXTRACTED FROM Y. MURAMATSU, S. KUROSAWA, M. FURUMIYA, H. OHKUBO, Y. NAKASHIBA., "A SIGNAL-PROCESSING CMOS IMAGE SENSOR USING A SIMPLE ANALOG OPERATION", IN IEEE JSSC, VOL. 38, NO. 1, DD 101-106 JANUADY 2003 [8]
FIG. 2.5-1 (A) SYMBOL OF DDA (B) BLOCK DIAGRAM OF DDA EXTRACTED FROM S. C. HILANG M. ISMAIL
S. R. ZARABADI, "A WIDE RANGE DIFFERENTIAL DIFFERENCE AMPLIFIER: A BASIC BLOCK FOR ANALOG SIGNAL PROCESSING IN MOS TECHNOLOGY", IN IEEE TRANS. C.A.SII : ANALOG AND DIGITAL SIGNAL

PROCESSING, VOL. 40, NO.5, PP. 289~301, MAY 1993.[34]
FIG. 2.5-2 SINGLE ENDED DDA WITH CLASS AB REALIZATION EXTRACTED FROM H. ALZAHER, M. ISMAIL,
"A CMOS Fully Balanced Differential Difference Amplifier and Its Applications", in IEEE
TRANS. C.A.SII : ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 48, NO. 6, PP.614~620 , JUNE
2001.[9]
FIG. 2.6-1 TEMPERATURE STABLE DIFFERENTIAL PAIR ARCHITECTURE EXTRACTED FROM J. A. S. DIAS, W.
B. DE MORAES, "CMOS TEMPERATURE- STABLE LIBERALIZED DIFFERENTIAL PAIR", IN ELECTRONICS LETTERS. VOL.28 NO.25. PP.2350~2351 3 rd December 1992, [10]
FIG. 2.6-2 (A) GM WITHOUT TEMPERATURE STABLE CIRCUIT. 3350PPM/°C (0-100°C) (B) GM WITH
TEMPERATURE STARIE CURCULT 95PPM/°C (0.100°C) EXTRACTED FROM LAS DIAS W R DE
$M_{ODAES} "CMOS TEMPEDATUDE STADLE LIDEDALIZED DIEEEDENTAL DAD" IN FLECTRONICS$
IFTTERS VOL 28 NO 25 DD 2350~2351 3RD DECEMBED DIFFERENTIAL TAIK, IN ELECTRONICS
ELETTERS, $VOE.20$ NO.25, $TT.2550$ 2551 5 DECEMBER 1992. [10]
CMOS INTEGRATED CIRCUITS" MCGRAW-HILL COMPANIES INC 2004 [3]
FIG. 2.7.2 BANDCAD REFEDENCE THEOREM EXTRACTED FROM PROF. G. A. RINCÓN-MORA "RANDCAP
VOLTACE DEEEDENCE" ANALOC INTECDATED CIDCUIT HANDOUT [12]
VOLIAGE REFERENCE, ANALOG INTEGRATED CIRCUIT HANDOUT [15]
FIG. 2.7-3 ACTUAL IMPLEMENT OF THE CONCEPT OF TEMPERATURE INDEPENDENT VOLTAGE EXTRACTED
FROM DEHLAD RAZAVI, DESIGN OF ANALOG CMOS INTEGRATED CIRCUITS, MCGRAW-IIILL
COMPANIES, INC. 2004. [5]
FIG. 3.1-1 SYSTEM ARCHITECTURE EXTRACTED FROM THIS THESIS (SHAO-HANG HUNG, S) COORDINATION
FIG. 3.2-1 PIXEL SCHEMATIC DIAGRAM (FD RESET TYPE SENSOR) EXTRACTED FROM N. AKAHANE, S.
SUGAWA, S. ADACI, K. MORI, T. ISHIYUKI, K. MIZOBUCHI, "A SENSITIVITY AND LINEARITY IMPROVEMENT
OF A 100-DB DYNAMIC RANGE CMOS IMAGE SENSOR USING A LATERAL OVERFLOW INTEGRATION
CAPACITOR", IN IEEE JSSC, VOL. 41, ISSUE 4, PP.851~858, APRIL 2006.[33]
FIG. 3.2-2 POTENTIAL DIAGRAM (FD RESET TYPE SENSOR) EXTRACTED FROM N. AKAHANE, S. SUGAWA, S.
Adaci, K. Mori, T. Ishiyuki, K. Mizobuchi, "A sensitivity and linearity improvement of a 100-dB
DYNAMIC RANGE CMOS IMAGE SENSOR USING A LATERAL OVERFLOW INTEGRATION CAPACITOR", IN IEEE
JSSC, VOL. 41, ISSUE 4, PP.851~858, APRIL 2006.[33]
FIG. 3.2-3 APS + ANALOG MEMORY + CDS CIRCUITS DIAGRAM EXTRACTED FROM THIS THESIS'
(SHAO-HANG HUNG. 'S) COORDINATION
FIG. 3.2-4 SIMULATION OF SENSOR OUTPUT SIGNAL IN VOLTAGE VARIATION EXTRACTED FROM THIS
THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. 3.2-5 SIMULATION OF CDS OUTPUT SIGNAL IN VOLTAGE VARIATION WITH DIFFERENT INCIDENT
LIGHT EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. 3.2-6 DYNAMIC RANGE SIMULATION EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S)
COORDINATION
FIG. 3.2-7 CDS OUTPUT VOLTAGE V.S PROCESS VARIATION IN 90% VDD EXTRACTED FROM THIS THESIS'
(Shao-Hang Hung. 's) coordination
FIG. 3.2-8 CDS OUTPUT VOLTAGE V.S PROCESS VARIATION IN 110% VDD EXTRACTED FROM THIS THESIS'
(Shao-Hang Hung. 's) coordination
FIG. 3.2-9 DYNAMIC RANGE V.S PROCESS VARIATION EXTRACTED FROM THIS THESIS' (SHAO-HANG
HUNG 'S) COORDINATION
FIG. 3.2-10 DYNAMIC RANGE V.S TEMPERATURE VARIATION (25°C, 45°C, 65°C, 85°C) EXTRACTED FROM
THIS THESIS' (SHAO-HANG HUNG 'S) COORDINATION 49
FIG 3 2-11 (A) READOUT CIRCUIT OF CMOS PHOTO-GATE ACTIVE PIXEL IMAGE SENSOR (B) RELATED
OPEP ATION TIMINC EVTPACTED EPOMV DEGEDILE LAVEDNHE P MAGNAN LA FADDÉ "
Analysis and Reduction of Signal Readout Circuitry Temporal Noise in CMOS Image Sensors
FOR LOW-LIGHT LEVELS" IEEE TRANS ON ELECTRON DEVICES VOL. 47 NO.5 PP. 949~962 MAY
2000. <i>[36]</i>
FIG. 3.2-12 TEMPERATURE COMPENSATED DIFFERENTIAL DIFFERENCE AMPLIFIER CIRCUIT
EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG, 'S) COORDINATION
FIG. 3.2-13 GAIN VARIATION WITHOUT TEMPERATURE COMPENSATION CIRCUIT. GAIN DECREASE
0.69DB (0°C~125°C) AVERAGE VARIATION 661.437PPM/°C EXTRACTED FROM THIS THESIS'
(Shao-Hang Hung 's) COORDINATION 53
FIG. 3 2-14 CAIN VADIATION WITH TEMPEDATURE COMDENSATION CIDCUIT CAIN DECREASE 0 117DR
($0^{\circ}C_{125^{\circ}C}$) AVERACE VARIATION 135 612 DOM/C EVTRACTED FROM THIS THESIS' (SUAC HANC
(v C inc C) sterade tariation is strating Cearacter row mis mesis (SHAO-MAND

HUNG. 'S) COORDINATION
FIG. 3.2-15 TCDDA TRANSFER LINEARITY V.S PROCESS VARIATION (TT, FF, SS, SF, FS) EXTRACTED
FROM THIS THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. 3.2-16 TCDDA OUTPUT VOLTAGE LEVEL V.S VDDA VARIATION, TEMPERATURE VARIATION
(ALMOST CAN'T RECOGNIZED THE TEMPERATURE VARIATION EFFECT) EXTRACTED FROM THIS
THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. 3.2-17 TCDDA FREQUENCY RESPONSE WITHIN 12.529DB@25°C, PM 97.13° EXTRACTED FROM THIS
THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. 3.2-18 LOW VOLTAGE BANDGAP VOLTAGE REFERENCE EXTRACTED FROM K. N. LEUNG, P. K. T.
Mok, "A Sub-1-V 15-ppm/°C CMOS Bandgap Voltage Reference Without Requiring Low
THRESHOLD VOLTAGE DEVICE", IN IEEE JSSC, VOL 37, NO.4, PP., PP.526~530, APRIL 2002.[11] 55
FIG. 3.2-19 1V BANDGAP REFERENCE VOLTAGE, VARIATION IN 9.6PPM/°C (0°C~125°C) EXTRACTED
FROM THIS THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. 3.2-20 BANDGAP REFERENCE PROCESS VARIATION V.S TEMPERATURE VARIATION EXTRACTED FROM
THIS THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. 3.2-21 BANDGAP REFERENCE VDDA VARIATION (2.5-3.5V) V.S TEMPERATURE VARIATION
EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. 3.2-22 BANDGAP START-UP TEST V.S PROCESS VARIATION EXTRACTED FROM THIS THESIS' (SHAO-HANG
HUNG 'S) COORDINATION
FIG. 3.2-23 (A) VOLTAGE MODE BIAS CIRCUIT (B) CURRENT MODE BIAS CIRCUIT EXTRACTED FROM
BEHZAD RAZAVL "DESIGN OF ANALOG CMOS INTEGRATED CIRCUITS". MCGRAW-HILL COMPANIES. INC.
2004 [3]
FIG. 3.2-24 CUBRENT MODE BIAS CIRCUITS EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG 'S)
COORDINATION 58
FIG. 3.2-25 TIMING GENERATOR EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG 'S) COORDINATION
FIG. 3.2-26 TIMING GENERATOR SIMULATION IN MODELSIM(PRE-SIMULATION) EXTRACTED FROM THIS
THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. 3.2-27 TIMING GENERATOR SIMULATION IN MODELSIM(POST-SIMULATION) EXTRACTED FROM THIS
THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. 3.2-28 SINGLE PIXEL OPERATION SIGNALS WITH TIMING GENERATOR SIMULATION IN
MODELSIM(PRE-SIMULATION) EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S)
COORDINATION
FIG. 3.2-29 SINGLE PIXEL OPERATION SIGNALS WITH TIMING GENERATOR SIMULATION IN
MODELSIM (POST-SIMULATION) EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S)
COORDINATION
FIG. 4.1-1 MIX - MODE CIRCUIT DESIGN FLOW EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S)
COORDINATION
FIG. 4.2-1 PIXEL LAYOUT DIAGRAM: AREA 62.65 × 43.425 UM ² , FILL FACTOR 34.2% EXTRACTED FROM
THIS THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. 4.2-2 CDS LAYOUT DIAGRAM: C., 200FF EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S)
COURDINATION
COORDINATION (COORDINATION)
$\mathbf{Fic} \mathbf{A}^{2} \mathbf{A} \mathbf{B} \mathbf{A} \mathbf{D} \mathbf{C} \mathbf{A} \mathbf{D} \mathbf{I} \mathbf{A} \mathbf{C} \mathbf{D} \mathbf{A} \mathbf{M} \mathbf{E} \mathbf{Y} \mathbf{D} \mathbf{A} \mathbf{C} \mathbf{T} \mathbf{E} \mathbf{D} \mathbf{E} \mathbf{C} \mathbf{M} \mathbf{U} \mathbf{U} \mathbf{C} \mathbf{U} \mathbf{U} \mathbf{C} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} U$
COORDINATION (COORDINATION)
$\mathbf{Fic} \ \mathbf{A} \ 2_{-5} \ \mathbf{A} \mathbf{N} \mathbf{A} \mathbf{I} \mathbf{O} \mathbf{C} \ \mathbf{P} \mathbf{A} \mathbf{P} \mathbf{I} \mathbf{A} \mathbf{V} \mathbf{O} \mathbf{I} \mathbf{T} \mathbf{D} \mathbf{A} \mathbf{C} \mathbf{P} \mathbf{A} \mathbf{M} \mathbf{C} \mathbf{T} \mathbf{E} \mathbf{D} \mathbf{A} \mathbf{C} \mathbf{T} \mathbf{E} \mathbf{D} \mathbf{E} \mathbf{C} \mathbf{T} \mathbf{E} \mathbf{D} \mathbf{E} \mathbf{C} \mathbf{T} \mathbf{E} \mathbf{D} \mathbf{E} \mathbf{E} \mathbf{D} \mathbf{A} \mathbf{C} \mathbf{T} \mathbf{E} \mathbf{D} \mathbf{E} \mathbf{E} \mathbf{E} \mathbf{D} \mathbf{D} \mathbf{E} \mathbf{T} \mathbf{E} \mathbf{D} \mathbf{E} \mathbf{E} \mathbf{E} \mathbf{D} \mathbf{D} \mathbf{E} \mathbf{T} \mathbf{E} \mathbf{E} \mathbf{E} \mathbf{D} \mathbf{E} \mathbf{T} \mathbf{E} \mathbf{E} \mathbf{E} \mathbf{E} \mathbf{E} \mathbf{D} \mathbf{E} \mathbf{E} \mathbf{E} \mathbf{E} \mathbf{E} \mathbf{E} \mathbf{E} E$
COODDINATION 64
FIG. 4.2-6 FILL PLAN CHIP(SMART809) LAVOUT DIAGRAM EXTRACTED EROM THIS THESIS' (SHAO-HANG
HING 'S COORDINATION 65
FIG $A 2-7$ CUID LAVOLITAND ALTOLIT DIN DESCRIPTION EVED ACTED EDOLUTIUS THESES? (SHAO HAD
FIG. τ_{A} - τ_{CHI} LATOUTAND OUTFULFIN DESCRIPTION EXTRACTED FROM THIS THESIS (SHAO-HANG HUNC 's) COODDINATION (C
htting s / Linkhing http://www.htting.com/http://ht
Eta 429 Conditivation and the Development Diagonal development of the second diagonal $(0, 1, 2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3,$
FIG. 4.2-8 SIDE BRAZE 24-PIN LEAD BOUNDING DIAGRAM EXTRACTED FROM THIS THESIS' (SHAO-HANG
Fig. 4.2-8 Side Braze 24-pin Lead Bounding Diagram extracted from this thesis' (Shao-Hang Hung. 's) coordination 67

COORDINATION
FIG. 4.3-1 ELECTRICAL TEST PLATFORM (FIRST STAGE) EXTRACTED FROM THIS THESIS' (SHAO-HANG
HUNG, 'S) COORDINATION
FIG. 4.3-2 DISPLAY TEST PLATFORM (SECOND STAGE) EXTRACTED FROM THIS THESIS' (SHAO-HANG
HUNG. 'S) COORDINATION
FIG. 4.3-3 DIGITAL TEMPERATURE SENSOR BOARD IN 3D VIEW EXTRACTED FROM THIS THESIS'
(Shao-Hang Hung. 's) coordination
FIG. 4.4-1 MICROGRAPH OF THE SMART809 EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. 4.4-2 CIRCUIT DIAGRAM FOR THE TEST PLATFORM EXTRACTED FROM THIS THESIS' (SHAO-HANG
HUNG. 'S) COORDINATION
FIG. 4.4-3 FLOOR PLAN FOR ELECTRICAL TEST PLATFORM EXTRACTED FROM THIS THESIS' (SHAO-HANG
HUNG. 'S) COORDINATION
FIG. 4.4-4 FIBER OPTIC ILLUMINATOR MLC-150C EXTRACTED FROM MOTIC COOPERATION < 10 >
FIG 5 2-1 CMOS SENSOR APPLICATION & TECHNOLOGY EXTRACTED TSMC CMOS IMAGE SENSOR
Technology Information Document [18]
FIG. 5.2-2 CAPSULE ENDOSCOPY (A) OUTLOOK (B) ARCHITECTURE EXTRACTED MAYO CLINIC
INC. " CAPSULE ENDOSCOPY". MAYO CLINIC MEDICAL SERVICE < 9 >
FIG. A-1 CALIBRE DRC RESULTS EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S) COORDINATION 80
FIG. A-2 CALIBRE DRC SUMMARY EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S) COORDINATION 80
FIG. A-3 THE EMAIL ANSWER FOR AMS.1.M4 DRC ERROR, JULY 27 EXTRACTED FROM THIS THESIS'
(Shao-Hang Hung. 's) coordination
FIG. A-4 THE EMAIL ANSWER FOR LATI.3 DRC ERROR, OCTOBER 26 EXTRACTED FROM THIS THESIS'
(Shao-Hang Hung. 's) coordination
FIG. B-1 CALIBRE LVS RESULTS EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S) COORDINATION
FIG. B-2 CALIBRE LVS LAYOUT MATCH SMILE FIGURE EXTRACTED FROM THIS THESIS' (SHAO-HANG
HUNG. 'S) COORDINATION
FIG. E-1 未添加溫度補償電路時,增益隨溫度之變化圖 EXTRACTED FROM THIS THESIS' (SHAO-HANG
HUNG. 'S) COORDINATION
FIG. E-2 添加溫度補償電路時,增益隨溫度之變化圖 EXTRACTED FROM THIS THESIS' (SHAO-HANG
HUNG. 'S) COORDINATION
FIG. E-3 可提供 1V 之參考電壓,溫度變化係數 9.6PPM/°C(從 0°C~125°C 計算) EXTRACTED FROM THIS
THESIS' (SHAO-HANG HUNG.'S) COORDINATION
FIG. E-4 MICRON MT9V022 車用影像感測器 DATASHEET EXTRACTED FROM MICRON MT0V022 AUTOMOTIVE CMOS IMAGE SENSOR DATASHEET 【19】

Content of Table

TABLE 2.1.1-1 VISIBLE LIGHT'S FREQUENCY AND WAVELENGTH EXTRACTED FROM PHYSICS DEMO LAN	B IN
NTNU < 2 >	9
TABLE 2.1.2-1 MAIN PROPERTIES OF THE DIFFERENT PHOTO-DETECTORS AVAILABLE IN A STANDAR	D
CMOS PROCESS EXTRACTED FROM TAMÁS ROSKA, ÁNGEL RODRÍGUEZ – VÁZQUEZ, "TOWARDS THE	
VISUAL MICROPROCESSOR – VLSI DESIGN AND THE USE OF CELLULAR NEURAL NETWORK UNIVERSAI	L
MACHINES" CHAPTER 5 LIGHT-SENSITIVE DEVICES IN CMOS PAGE 189 【4】	22
TABLE 2.1.2-1 COMPARISON TABLE ON FEATURE AND PERFORMANCE ON CCD & CMOS EXTRACTED)
FROM 米本和也 原著;陳榕庭、彭美桂 翻譯,"CCD/CMOS 影像感測器之基礎與應用",	,全
華科技圖書股份有限公司,2005 年初版。【1】	26
TABLE C-1 CHIP PINS INSTRUCTIONS AND SIGNAL ILLUSTRATION EXTRACTED FROM THIS THESIS'	
(Shao-Hang Hung. 's) coordination	84

TABLE C-2 CHIP SPEC TABLE EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S) COORDINATION.84 TABLE E-1 預計規格列表 EXTRACTED FROM THIS THESIS' (SHAO-HANG HUNG. 'S) COORDINATION......92

