

高速輸出入介面電路之靜電放電防護設計
ESD Protection Design for High-Speed I/O Interface Circuit

研究生：黃俊

Student : Chun Huang

指導教授：柯明道

Advisor : Ming-Dou Ker

國立交通大學
電機學院 IC 設計產業研發碩士班
碩士論文

A Thesis

Submitted to College of Electrical and Computer Engineering

National Chiao Tung University

in partial Fulfillment of the Requirements

for the Degree of

Master

in

Industrial Technology R & D Master Program on

IC Design

January 2007

Hsinchu, Taiwan, Republic of China

中華民國九十六年二月