結構化高分子薄膜電晶體之

製程開發與電特性分析之研究

研究生:王祐圻

指導教授:鄭晃忠 博士

國立交通大學

電子工程學系 電子研究所碩士班

摘要

ANU CON

近年來,隨著有機半導體材料的開發,利用旋轉塗佈的方式,可以有效降低在 塑膠基板表面製作半導體元件的成本。我們選擇聚(3-已基噻吩)作為高分子薄膜電 晶體主動層材料,利用氣仿為溶劑,聚(3-已基噻吩)在重量百分濃度為0.5%,旋轉 塗佈速率為1000 rpm時,有機薄膜電晶體可擁有最高的開關電流比,移動率亦可達 0.02 cm²/V-S。我們藉由縮減附著層鉻的厚度亦可降低鉻/聚-(3-已基噻吩)界面的 接觸電阻值。除此之外,我們也在沉積有機半導體層之前,於二氧化矽介電層上面 進行化學表面處理,使有機半導體能夠在二氧化矽上整齊排列,藉以控制電晶體的 特性,增進元件的載子移動率。

理論上,高分子薄膜電晶體的漏電流主要來自兩條路徑,第一條是來自材料本 身,另一條則是經由開極氧化層產生。傳統的高分子有機薄膜電晶體製作,為了簡 化製程,結構上皆使用共開極以及整面未結構化的主動層,導致漏電途徑大增,也 使得電晶體的開闢電流比大為下降。因此我們致力於製作結構化高分子聚(3-已基噻 吩)薄膜電晶體之元件結構與製程開發,利用微影製程以及乾式蝕刻技術,定義出高 分子主動層的區域,並成功製作出高開闢電流彼之結構化有機薄膜電晶體。跟未結 構化的聚(3-已基噻吩)薄膜電晶體相比,雖然載子移動率衰退約百分之四十,但開 關電流比提升了1000倍之多,且獲得與一般非晶矽薄膜電晶體相近的次臨界擺幅 (~1.5 V/decade)。

另一方面,為了達成在塑膠基板上製作有機薄膜電晶體的目標,我們必須進一 步降低整個製程的溫度,因此利用旋佈塗抹方式製作高分子閉極介電層來取代二氧 化矽介電層是個非常重要的議題。本論文將對於利用高分子材料作為開極介電層的 有機薄膜電晶體元件製作加以研究探討。要利用高分子作為閉極介電層,必須擁有 低製程溫度,強韌的機械性質以及與其他有機材料互相匹配等特性。我們成功製作 出可利用旋轉塗抹方式成長且擁有良好絕緣特性的交鏈高分子介電層。利用此交鏈 高分子作為開極介電層來製作為非結構化的高分子有機薄膜電晶體,能夠得到與傳 統利用二氧化矽作為介電層之非結構化高分子電晶體相近的電特性,開關電流比達 1.58 × 10⁴,次臨界擺幅甚至達到與結構化有機薄膜電晶體相近的水準(~1.66 V/decade)。

Study on the Process Development and Electrical Characterization of the Patterned Polymer Thin-Film Transistors

Student : Yu-Chi Wang

Advisor : Dr. Huang-Chung Cheng

Department of Electronics Engineering & Institute of Electronics National Chiao Tung University



Recently, with the development of organic semiconductor materials, the devices can be fabricated easily on the plastic substrates by spin coating process with extremely low temperature and production costs. In this work, we chose poly(3-hexylthiophene) or called P3HT as the active layer of polymer TFTs (P-TFTs). At a 0.5 wt% P3HT in chloroform with spin-coating rate of 1000 rpm, we demonstrated that both high field-effect mobility (up to 0.02 cm²/V-s), and high I_{ON}/I_{OFF} ratios (~10⁴) could be achieved. We found that reducing the thickness of the adhesion layer, Cr, can decrease the contact resistance. Besides, the characteristics of polymer thin-film transistors can also be enhanced by chemically modifying the surface of the gate dielectric prior to the deposition of the organic semiconductor because of better arrangement of the polymer films when they was spun-coating on the gate dielectric.

In principle, there are two primary leakage paths of P-TFTs; one is the conductive bulk of P3HT, and the other is through the gate insulator. Conventional P-TFTs share a common gate, in which case the leakage through the gate dielectric is much more significant. Therefore, we had efforts on defining the active layer via the photolithographic technique for improving device performances. We successfully proposed a patterned P3HT thin-film transistor. Although there was 40% degradation in mobility as compared with those non-patterned P-TFTs, however, the I_{ON}/I_{OFF} ratio of the patterned devices was significantly improved by over three orders of magnitude and even the subthreshold swing was compatible with the amorphous Si TFTs (~1.5 V/decade).

On the other hand, in order to make the P-TFTs on the plastic substrate, we had to further lower the process temperature. Therefore, using spin-coatable polymer gate dielectric instead of SiO₂ one was also a very important issue. In this thesis, we still discussed the process development and electrical characterization of P-TFTs with polymer gate dielectric. The quest for high-performance polymer gate dielectrics is of intense current interest. Beyond having excellent insulating properties, such materials must meet other stringent requirements for optimum P-TFT function: efficient low-temperature solution fabrication, mechanical flexibility, and compatibility with

44111111

diverse gate materials and organic semiconductors. We reported the realization of spin-coatable and cross-linked polymer blends exhibiting excellent insulating properties. Moreover, the non-patterned P-TFTs with cross-linked polymer as the gate dielectric in this work performed a high I_{ON}/I_{OFF} ratio (1.58×10^4), which was similar to the conventional P-TFTs with a thermal oxide as the gate dielectric. Furthermore, the subthreshold swing was even as good as the patterned P-TFTs (~1.66 V/decade).



誌 謝

首先要感謝國立交通大學所有教導過我的老師,尤其是我的碩士班指導教授— 鄭晃忠老師,從大學時就當老師的專題生,到現在算一算也三四年了,真的謝謝老 師在學術研究與為人處世方面的指導與鼓勵,才能使我順利的完成碩士學位。

其次,感謝交通大學半導體中心提供完善的實驗設備,以及所有曾經幫助過我 的技術員,也感謝何惟梅小姐在行政方面的協助。

感謝這兩年與我相處的直屬學長,國瑞學長,雖然你的話總是不少,但是我知 道你內心是忠厚老實誠懇的(由你的髮型略知一二),因為你帶著我作實驗,陪著我 跑工研院,不厭其煩的教導我,引領我進入高分子的神祕領域,我才可以順利的畢 業。也要感謝學長的學長,工研院的楊豐瑜學長,不論在技術、知識、設備、材料 都提供我最大的支持與指導,讓我能夠更深入的了解有機薄膜電晶體。感謝凱方、 俠威、君翰與佩琪同學,不管是實驗上或生活上都給了我最大的照應與幫助,大家 一起打拚的感覺真的很不賴;感謝春乾學長、柏廷學長、大傳學長、高照學長、瑞 霖學長、逸哲學長和全平學長給我不吝嗇的指教,有時候喜歡開你們的玩笑,如果 有得罪,還要多多包函啊!感謝眾學弟妹們的協助,尤其感謝政欽、建穎、偉凱、 仕煒、序恆和育瑛,你們實在太優秀、太搞笑了,添加我生活中不少的樂趣。

最後特別感謝我的父母-王芬男先生與許瓊珍女士對我的惇惇教誨,你們一直在 身旁支持著我,給我無憂無慮的生活,是我最大的後盾。感謝我的老弟,你總是那 麼搞笑,換你唸大學了,加油吧!感謝我的好朋友們,和我分享每一個喜怒哀樂, 讓我在這兩年過的充實又快樂。

畢業,是另一段旅程的開始,希望大家在未來都可以發揮所長,一路順風。

vi

Contents

ABSTRACT (in Chinese)	i
ABSTRACT (in English)	iii
ACKNOWLEDGEMENTS	vi
CONTENTS	vii
FIGURE CAPTIONS	xi
TABLE LISTS	xiv

Chapter 1 Introduction	1
1.1 Overview of Organic Thin-Film Transistors	1
1.2 Solution-Processed Organic Semiconductor Films	2
1.3 Introduction to Poly(3-hexylthiophene), P3HT	3
1.4 Motivation	4
1.5 Organization of This Thesis	5

Chapter 2 Experimental Procedures	6
2.1 Introduction	6
2.2 Device Fabrication of Non-patterned Polymer Thin-Film Transistors	7
2.2.1 Device Structure	7
2.2.2 Process Flow of Non-patterned Polymer Thin-Film Transistors	8
2.2.3 Bi-Layer Electrode	8

2.2.4 Modification of Oxide Surface
2.3 Device Fabrication of Patterned Polymer Thin-Film Transistors10
2.2.1 Device Structure
2.2.2 Process Flow of P-TFTs with Non-Patterned Gate and Patterned Active Region12
2.2.3 Process Flow of P-TFTs with Patterned Gate and Patterned Active Region13
2.4 Polymer Thin-Film Transistors Using Cross-Linked PVP as Dielectric14
2.4.1 Introduction14
2.4.2 Cross-Linked PVP Gate Dielectrics15
2.4.3 Process Flow of P-TFT with Cross-Linked PVP as Gate Dielectric
P-TFTs18
3.1 Electrical Characteristics of P-TFTs18
3.1.1 Measurement
3.1.2 Extractions of Mobility and Threshold Voltage
3.2 Non-Patterned P-TFTs20
3.2.1 Material Purification20
3.2.2 Effects of Films Thickness

3.2.2.2 The Bulk Current Effect of P3HT Film
3.2.3 Effects of Surface Treatments
3.2.3.1 Electrical Stability of P3HT-TFTs with Different Modification Layers26
3.2.4 Adhesion Layer
3.3 Patterned P-TFTs
3.3.1 Subthreshold Slope and On/Off Current Ratio
3.3.2 Contact Resistance
3.3.3 P-TFTs with Non-Patterned Gate and Patterned Active Layer
3.3.3.1 Gate Induced Leakage in the Polymer Thin-Film Transistors
3.3.3.2 Cross-Linked PVP as the Passivation Layer with Different Solvents31
3.3.4 P-TFTs with Patterned Gate and Patterned Active Layer
3.4 Organic Dielectric for P-TFTs
3.4.1 Material Analysis34
3.4.1.1 Scanning Electron Microscope (SEM) Analyses
3.4.1.2 Atomic Force Microscope (AFM) Analyses
3.4.3 Device Characterization35
Chapter 4 Summary and Conclusions
Figures
Tables

References	
Vita	



Figure Captions

Chapter 1

Fig. 1-1 chemical structure of P3HT

Chapter 2

- Fig. 2-1 structure of bottom gate/top contact P-TFTs
- Fig. 2-2 structure of bottom gate/bottom contact P-TFTs
- Fig. 2-3 the schematic diagram of non-patterned P-TFT
- Fig. 2-4 the comb structures for source/drain electrodes
- Fig. 2-5 process flow of non-patterned P-TFTs
- Fig. 2-6 (a) the structure of HMDS (b) the structure of OTs
- Fig. 2-7 process flow of non-patterned gate and patterned active region P-TFTs

40000

- Fig. 2-8 schematic diagram of patterned gate and patterned active region P-TFTs
- Fig. 2-9 chemical structure of PVP
- Fig. 2-10 chemical structure of PMF
- Fig. 2-11 chemical structure of PAG
- Fig .2-12 chemical structure of cross-linked PVP with PMF as cross-link agents

Chapter 3

Fig. 3-1 the illustration of Soxhlet extraction to purify the P3HT

Fig. 3-2 the I_D-V_G curves of P-TFT before and after purification of P3HT

- Fig. 3-3 the thickness of the deposited P3HT in chloroform film with different spin coating rate: 250, 500, 1000, 2000rpm
- Fig. 3-4 the I_D -V_G curves of transistors with different coating rate

Fig. 3-5 the I_D -V_G curves of P3HT-TFT with different modification layer.

- Fig. 3-6 a constant gate bias of -40 V was applied for 500 seconds with different modification layer.
- Fig. 3-7 direction of polarization electric field under a constant gate bias stress of -40 V $\,$

Fig. 3-8 I_D -V_G curves of P-TFT with different adhesion layers.

Fig. 3-9 I_D - V_D curves of P-TFT with different adhesion layers.

- Fig. 3-10 I_D - V_D curves of adhesion layer with different thickness including 3nm, 5nm, and 8nm
- Fig. 3-11 model of carrier injection into the effective channel from S/D electrodes when the adhesion layer is (a) thicker or (b) thinner than the conducting channel layer.
- Fig. 3-12 I_D – V_D characteristics of (a) (b) non-patterned P-TFT (c)(d) non-patterned gate and patterned active layer P-TFTs

Fig. 3-13 I_D -V_G curves of patterned P-TFT using PVP solution as passivation layer with

different solvents



Fig. 3-15 SEM graph: the etching edge of P-TFTs with patterned P3HT

Fig. 3-16 SEM graph: P3HT (75 nm), PVP(172 nm) and thick PR

Fig. 3-17 I_D-V_G curves of non-patterned and patterned active layer P-TFTs.

Fig. 3-18 OM graph of Patterned Gate & Patterned Active Layer P-TFTs

Fig. 3-19 I_D-V_G curves of Patterned Gate & Patterned Active Layer P-TFTs

Fig. 3-20 I_D -V_D curve of Patterned Gate & Patterned Active Layer P-TFTs

- Fig. 3-21 I_D-V_G curves of non-patterned and patterned P-TFTs with PECVD oxide
- Fig. 3-22 SEM of the deposited cross-linked PVP film with different weight percentage of PAG: 0, 0.1, 0.5, 2.4 wt%

Fig. 3-23 AFM of the deposited cross-linked PVP film with different weight percentage

of PAG: 0, 0.1, 0.5, 2.4 wt%

Fig. 3-24 I_D-V_G curve of the P-TFTs using Cross-linked PVP as dielectric

Table Lists

Chapter 3

- Table 3-1 results of the separation of P3HT into narrow molecular weight fractions
- Table 3-2 characteristic of non-patterned and patterned active layer P-TFTs with thermal oxide
- Table 3-3 characteristic and the OM graph of non-patterned and two kinds of patterned P-TFTs with PECVD oxide.

