

國立交通大學

電子工程學系

電子研究所碩士班

碩士論文

應用不同金屬閘極和源極汲極離子佈植於二氧  
化鈾奈米微晶粒之 SONOS 記憶體研究



**The Study of High-K  $\text{CeO}_2$  Nanocrystal  
Flash Memory with Different Metal Gates  
and Source/Drain Implantations**

研究生：余明爵

指導教授：雷添福 博士

中華民國 九十六年六月

應用不同金屬閘極和源極汲極離子佈植於二氧化鈾奈  
米微晶粒之 SONOS 記憶體研究

The Study of High-K CeO<sub>2</sub> Nanocrystal Flash Memory  
with Different Metal Gates and Source/Drain  
Implantations

研究生：余明爵  
指導教授：雷添福 博士

Student: Ming-Jiue Yu  
Advisor: Dr. Tan-Fu Lei



A Thesis  
Submitted to Department of Electronics Engineering & Institute of Electronics  
College of Electrical Engineering  
National Chiao Tung University  
In Partial Fulfillment of the Requirements  
For the Degree of  
Master of Science  
in  
Electronic Engineering  
June 2007  
Hsinchu Taiwan Republic of China

中華民國 九十六年六月

# 應用不同金屬閘極和源極汲極離子佈植於二氧化鈣奈米微晶粒之 SONOS 記憶體研究

學生：余明爵

指導教授：雷添福 博士

國立交通大學

電子工程學系 電子研究所碩士班

## 摘要



在本論文的第二章中，我們討論金屬閘極的功函數在經過不同溫度的退火處理所產生的變化。我們利用一組有系統的數學算式來萃取準確的金屬閘極功函數。我們期望在記憶體抹除操作時，金屬閘極的功函數可以在減少經由阻障介電質的 EBT (eliminating electron back tunneling) 現象中扮演重要的角色。

在本論文的第三章中，我們提出金屬閘極的功函數對於高介電係數二氧化鈣奈米微晶粒作為記憶體元件的電荷捕捉層的衝擊。我們利用不同的閘極材料應用在高介電係數二氧化鈣奈米微晶粒作為電荷捕捉層的記憶體元件上，來探討元件抹除效率的提升。

在本論文的第四章中，我們提出一個利用高介電係數二氧化鈣奈米微晶粒作為電荷捕捉層的高效能非揮發性記憶體。在資料保存期間的嚴重漏電流問題，可以藉由奈米微晶粒的元件結構有效減少。因為奈米微晶粒在穿隧氧化層中彼此分離，因此存在奈米微晶粒中的電子不會一條漏電路徑就全部漏光。因此奈米微晶

粒元件結構的穿隧氧化層厚度可以繼續微縮，來達到更快的寫入速度和更低的操作偏壓。另外我們改變不同的源極汲極離子佈植來達到更優越的記憶體特性。



# The Study of CeO<sub>2</sub> Nanocrystal SONOS Memory with Different Metal Gates and Source/Drain Implantations

Student: Ming-Jiue Yu

Advisor: Dr. Tan-Fu Lei

Department of Electronics Engineering &

Institute of Electronics

National Chiao Tung University



In chapter 2 , we discuss the dependence of metal gate work functions on the different annealing temperatures. we found a systematic methodology to extract the accurate work function of metal gates .We expect metal gate work-function can play a key role in eliminating electron back tunneling (EBT) through the blocking dielectric during the erase operation.

In chapter 3, we have carry out a study on the impact of metal gate work function on the memory properties of high-k CeO<sub>2</sub> nanocrystal based CTF memories. Schemes to improve erase efficiency of high-k CeO<sub>2</sub> nanocrystal CTF memory devices with different metal gates are discussed.

In chapter 4, we purpose a high performance nonvolatile memory with

high- $k$   $\text{CeO}_2$  nanocrystal charge trapping layer. The serious leakage problem during retention can be eliminated by utilizing a nanocrystal memory structure. The electrons stored on the nanocrystal directly above the defect chain will be affected since the nanocrystals are separated from each other within the gate oxide dielectric. The tunnel oxide thickness in the nanocrystal memory device can be reduced to allow faster programming and lower voltage operation. We also use different source/drain implantation approaches to achieve superior memory characteristics.



## 致謝

首先要向指導教授雷添福博士致上最大的謝意，我的論文在老師的關心指導下才得以順利完成。老師採取信任的態度，讓學生自由發揮創意做實驗，在報告進度時提供了寶貴的意見，讓我在這兩年學到了研究的精神和做事的方法。

再者，我要謝謝楊紹明學長，他帶我進入記憶體的領域，他的熱心指導讓我省去實驗上摸索的時間。另外我要特別謝謝黃博，在我實驗進度落後時不吝傳承實作經驗和熱心幫忙，讓我能順利畢業。也要感謝rock學長、久騰、瑋哥在實驗上的幫忙。還要感激柏儀學長、建豪學長、家文學長、志仰學長、小馬學長和小王子在實驗上提供了寶貴的意見。

我也要謝謝我的同學們：熱愛實驗室的久騰、小小白哲綸、很搞笑的小P、很忙的羅大哥。我不會忘記我們一起學機台、考機台、為了交計測報告在實驗室惡搞的點點滴滴。另外祝實驗室的伊容學姊、張婷、子恒、冠良、文彥、小春，實驗順利。


最後，我要感謝我的爸爸媽媽，在我的求學之路有他們的全力支持，我才能夠無後顧之憂的完成我的學業，爸爸、媽媽謝謝你們！！還有我親愛的家人們，謝謝你們。

# Contents

<b>Abstract (Chinese)</b> .....	<b>I</b>
<b>Abstract (English)</b> .....	<b>III</b>
<b>Acknowledge</b> .....	<b>V</b>
<b>Contents</b> .....	<b>VI</b>
<b>Table &amp; Figure Captions</b> .....	<b>VIII</b>
<b>Chapter 1 Introduction</b> .....	<b>1</b>
1-1 Overview of Flash memory.....	1
1-2 Motivation .....	7
1-3 Thesis Organization.....	7
1-4 References .....	9
<b>Chapter 2 Physical and Electrical properties of MoN and TaN MOS Capacitors</b> .....	<b>12</b>
2-1 Introduction .....	12
2-2 Experimental.....	13
2-3 Results and Discussion .....	13
2-4 Summary.....	18
2-5 References .....	19
<b>Chapter 3 Characteristics of High-K CeO<sub>2</sub> Nanocrystal Memory with Different Metal Gates</b> .....	<b>21</b>
3-1 Introduction .....	21
3-2 Experimental .....	22
3-3 Results and Discussion.....	27



3-3-1 Id-Vg Curve.....	27
3-3-2 Program and Erase Speed.....	28
3-3-3 Data Retention Characteristic.....	33
3-3-4 Disturbance Measurement.....	34
3-3-5 Physical Characteristics.....	37
3-4 Summary .....	40
3-5References .....	41
<b>Chapter 4 Characteristics of High-K CeO<sub>2</sub> Nanocrystal Memory with Different</b>	
<b>Source/Drain Implantations.....</b>	<b>44</b>
4-1 Introducion .....	44
4-2 Experimental .....	45
4-3 Results and Discussion.....	50
4-3-1 Id-Vg Curve.....	50
4-3-2 Program and Erase Speed.....	52
4-3-3 Data Retention Characteristic.....	62
4-3-4 Disturbance Measurement.....	63
4-4 Summary .....	64
4-5 References .....	65
<b>Chapter 5 Conclusions .....</b>	<b>67</b>



# TABLE CAPTIONS

## Chapter 2

Table 2-1 Work function and current density for TaN and MoN metal.



# FIGURE CAPTIONS

## Chapter 1

Fig. 1-1 The semiconductor memory .

Fig. 1-2 The floating gate (FG) structure. The polysilicon is used as floating gate to storage data.

Fig. 1-3 Current-voltage characteristic of a memory device in the erased and programmed state, showing the  $V_t$  shift and the memory window.

Fig. 1-4 The conventional SONOS memory structure. Silicon nitride is used as charge trapping layer.




Fig. 1-5 The band diagram of nitride- based SONOS memory.

## Chapter 2

Fig. 2-1 The process flow of the MoN and TaN MOS capacitors.

Fig. 2-2 The relation of flat band voltage and effective oxide thickness (EOT) under different annealing conditions for TaN MOS capacitors.

Fig. 2-3 The relation of flat band voltage and effective oxide thickness (EOT) under different annealing conditions for MoN MOS capacitors.

Fig. 2-4 Work function of TaN metal and current density at  $V_g = 1V$  under different annealing conditions.

Fig. 2-5 Work function of MoN metal and current density at  $V_g = -1V$  under different annealing conditions.

### Chapter 3

Fig. 3-1 The process flow of the metal gate flash memory and the cross-section of the metal gate flash memory .

Fig. 3-2 The  $I_d$ - $V_g$  curves of the MoN metal gate flash memory in the programmed and erased state.




Fig. 3-3 The  $I_d$ - $V_g$  curves of the TaN metal gate flash memory in the programmed and erased state.

Fig. 3-4 The program speed curves of high-k  $CeO_2$  nanocrystal SONOS-type flash memory with MoN metal gate.

Fig. 3-5 The erase speed curves of high-k  $CeO_2$  nanocrystal SONOS-type flash memory with MoN metal gate.

Fig. 3-6 The program speed curves of high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory with TaN metal gate.

Fig. 3-7 The erase speed curves of high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory with TaN metal gate.

Fig. 3-8 The erase speed curves of N<sup>+</sup>-poly and MoN gate CeO<sub>2</sub> nanocrystal memory with F-N tunneling mechanism.

Fig. 3-9 Retention characteristic of MoN metal gate high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory at 25<sup>o</sup>C.

Fig. 3-10 The gate disturbance characteristics of MoN metal gate device.

Fig. 3-11 The gate disturbance characteristics of TaN metal gate device.

Fig. 3-12 The read disturbance characteristics of MoN metal gate device.

Fig. 3-13 The gate disturbance characteristics of TaN metal gate device.

Fig. 3-14 The XRD characteristic of MoN metal gate device.

Fig. 3-15 The XRD characteristic of TaN metal gate device.

Fig. 3-16 The TEM image of MoN metal gate device.

## Chapter 4

Fig. 4-1 The process flow of the flash memory and the cross-section of the flash memory (control samples).

Fig. 4-2 The process flow and the cross-section of the asymmetry source/drain flash memory (asymmetry S/D).

Fig. 4-3 The  $I_d$ - $V_g$  curves of the high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory in the programmed and erase state.

Fig. 4-4 The  $I_d$ - $V_g$  curves of the asymmetry source/drain high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory.

Fig. 4-5 The program speed curve of high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory.

Fig. 4-6 The program speed curves of asymmetry source/drain high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory.

Fig. 4-7 The band diagram of  $\text{P}^+\text{-N}$  junction at reverse bias.

Fig. 4-8 The  $I_d$ - $V_d$  ,  $I_s$ - $V_s$  curves of the asymmetry source/drain high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory.

Fig. 4-9 The program speed curve of normal and asymmetry source/drain high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory.

Fig. 4-10 The  $I_d$ - $V_d$  curves of normal and asymmetry source/drain high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory .

Fig. 4-11 The erase speed curve of high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory.

Fig. 4-12 The erase speed curve of asymmetry source/drain high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory.

Fig. 4-13 The erase speed curves of normal and asymmetry source/drain high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory.

Fig. 4-14 Retention characteristic of the high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory at  $25^\circ\text{C}$ .

Fig. 4-15 Drain disturbance characteristics of normal and asymmetry source/drain high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory .

# Chapter 1

## Introduction

### 1-1 Overview of Flash Memory

Semiconductor memory is an indispensable component of modern electronicsystems. It is used in personal computers, cellular phones, digital cameras, smart-media, networks, automotive systems, global positioning systems.

The memories based on complementary metal-oxide-semiconductor (CMOS) technology can be divided into two main categories by whether the storage data can be affected by the power supply.

The volatile memory: like SRAM and DRAM .

SRAM memory can retain the stored information as long as the power is on, drawing very little current. However, the information will be lost when the power is turned off, so SRAM is not a nonvolatile memory.

A Dynamic Random Access Memory (DRAM) cell consists of one transistor and one capacitor . Compared to flash memory, DRAM has much faster program/read speed with very low operating voltage, while flash memory needs 1us to 1ms programming time and high programming voltage. Unfortunately, DRAM is a volatile memory.

The non-volatile memory: this kind memory will keep the storage data even if the power supply is off, like electrically programmable read only memory (EPROM), electrically erasable programmable read only memory (EEPROM), and the flash memory. Fig. 1-1 shows the semiconductor memory.






Fig. 1-1 The semiconductor memory .

The most explosive growth field of the semiconductor memory is the Flash memory. The advantages of Flash memory are that it can be electrically written more than 100K program and erase cycles.

S. M. Sze and D. Kahng, invented the first floating-gate (FG) nonvolatile semiconductor memory in 1967. The conventional FG memory used polysilicon as a charge storage layer surrounded by the dielectric. As depicted in Fig. 1-2. Figure 1-3 shows a typical current versus gate voltage characteristic of an erased FG memory and its  $V_t$  shift when the FG memory is programmed.




Fig. 1-2 The floating gate (FG) structure. The polysilicon is used as floating gate to storage data.




Fig. 1-3 Current-voltage characteristic of a memory device in the erased and programmed state, showing the  $V_t$  shift and the memory window.

The FG structure can achieve high densities, good program/erase speed and good reliability for Flash memory application. However, the FG memory has several drawbacks. First, the Flash memory needs thick tunnel oxide (8~10nm) to provide superior retention and endurance characteristics, so it causes high operation voltage, slow P/E speed, and poor scalability. Second, because the polysilicon floating-gate is conductive, the total charges stored in floating-gate will be easily leaked directly through the tunnel oxide when the tunnel oxide is damaged during P/E cycles. In order to improve the write/erase speed of a floating-gate device, the thickness of the tunnel oxide must be reduced. The tunnel oxide must be less than 25Å in order to achieve 100 ns write/erase time for a reasonable programming voltage (<10 V). Unfortunately, the retention time will be too short. Stress induced leakage current (SILC) will further degrade the retention time.

The floating gate memory requires thick tunnel oxide to prevent charge loss through the defect. In order to solve the scaling issue of FG memory, the poly Si-Oxide-Nitride-Oxide-Silicon (SONOS) memory has been studied recently. SONOS memory has better charge retention than floating gate memory when floating gate tunneling oxide is below 10nm due to its isolated deep-level traps. Hence, a leakage path in the tunneling oxide will not cause the discharge of the memory cell. The structure of SONOS memory is shown in Fig. 1-4. The SONOS memory uses silicon nitride as charge trapping layer, and the band diagram is shown in Fig. 1-5.

In the SONOS memory, electrons are stored in the physically discrete traps (labeled with the trap energy level of  $E_t$ ) below the nitride conduction band. In this device, the electrons cannot move freely between the discrete trap locations, hence the SONOS memory device is very robust against the defects inside the tunnel oxide and has better endurance than the floating gate flash memory. Electrons can be thermally de-trapped into the nitride conduction band and then tunnel back to the channel. This

thermal de-trapping rate is exponentially reduced with a deep trap energy level. For these reasons, the SONOS flash memory can have much better retention time than the floating gate flash memory. A tunnel oxide of 3nm is thick enough to guarantee 10 years retention time in the SONOS flash memory

When we apply a positive voltage on the gate, the band will bend downward, the electrons in the Si-sub conduction band will tunnel through the tunneling oxide and trapped in the charge trapping layer. Before electrons are trapped in the nitride, they must degrade the program speed. Besides this, the trapped electron back tunneling may also occur. To solve these problems, the high-k materials are the possible candidates to replace the traditional silicon nitride as charge trapping layer.




Fig. 1-4 The conventional SONOS memory structure. Silicon nitride is used as charge trapping layer.




Fig. 1-5 The band diagram of nitride-based SONOS memory.

The advantages of high-k material are smaller barrier height between silicon substrate and high-k charge trapping layer and more trapping sites than silicon nitride. The smaller barrier height can get faster program speed under the same stress condition. More trapping sites can achieve larger  $V_{th}$  shift for larger memory window. Thus, it is beneficial to use a high-k material as the charge trapping layer in a SONOS-type memory device. It provides more deep level trapping sites in the high-k material than in silicon nitride. It is desirable to choose a high-k material with small barrier height with silicon substrate and deep trapping level as charge trapping layer to achieve high program/erase speed and good reliability due to deep trapping level. In addition, high-k material has large dielectric constant, a wide band gap, high trap site density, so it is suitable for SONOS-type memory application.

## 1-2 Motivation

The serious leakage problem during retention can be eliminated by utilizing a semiconductor nanocrystal memory structure. Only the electrons stored on the nanocrystal directly above the defect chain will be affected since the nanocrystals are separated from each other within the gate oxide dielectric. Hence the tunnel oxide thickness in the nanocrystal memory device can be reduced to allow faster programming and lower voltage operation. In this thesis, we have designed a high performance nonvolatile memory with high-k CeO<sub>2</sub> nanocrystal charge trapping layer. Use this high-k layer replace the silicon nitride layer in the SONOS structure can gain many advantages. We also use several different source/drain implantation approaches to achieve superior characteristics in terms of large memory window, high program/erase speed, long retention time, low disturbance, and reduce off-state leakage current.

From the papers, we find the impact of metal work function ( $\Phi_M$ ) on memory properties of charge-trap-flash memory devices. Theoretical and experimental studies show that high  $\Phi_M$  metal plays a key role in eliminating electron back tunneling (EBT) through the blocking dielectric during the erase operation. Therefore we choose suitable temperatures to anneal different metal gates, and apply these metals to n-channel SONOS memories.

## 1-3 Thesis Organization

In this thesis, we study the performance of the SONOS-type memory device used CeO<sub>2</sub> high-k dielectric as charge trapping layer

In Chapter 1, we introduce the background of the flash memory and explain why SONOS-type memory with high-k charge trapping layer is studied to replace the

traditional floating gate memory.

In Chapter 2, we fabricate MoN and TaN capacitors, measuring C-V, I-V, and RES characteristics. And then we extract the flat band voltages of C-V curves, and metal work functions of MoN, TaN under different annealing temperatures.

In Chapter 3, we fabricate n-channel SONOS type memories by using CeO<sub>2</sub> charge trapping layer. And then we replace poly-Si gate with metal gate, discussing the electrical experiments. The results reveal that the program/erase speed and disturbances of our devices have good characteristics.

In Chapter 4, we fabricate SONOS type memory by using CeO<sub>2</sub> charge trapping layer and use different source/drain implantation approaches to achieve superior characteristics. We discuss the electrical experiments, and the results reveal that the program/erase speed, retention and disturbances of our devices have good characteristics.

At the end of this thesis, we make a conclusion in Chapter 5.



## 1-4 Reference

- [1] Y. King, “Thin Dielectric Technology and Memory Devices”, Ph.D dissertation, Univ. of California, Berkeley, CA 1999.
- [2] A.J. Walker et al, “ 3D TFT-SONOS Memory Cell for Ultra-High Density File Storage Applications”, *2003 Symposium on VLSI Technology*.
- [3] Pier Luigi Rolandi et al, “A 4-bit/cell Flash Memory Suitable for Stand-Alone and Embedded Mass Storage Applications”, pp.75, *Non-Volatile Semiconductor Memory Workshop*, Monterey, CA 2000.
- [4] “Advanced Memory Technology and Architecture”, short course, *IEDM 2001*.
- [5] Seiichi Aritome, “Advanced Flash Memory Technology and Trends for Files Storage Application”, pp.763, *IEDM 2002*.
- [6] R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, *Proc. of the IEEE*, 91, 489 (2003).
- [7] S.M. Sze, “Physics of Semiconductor Devices, 2<sup>nd</sup> Edition”, John Wiley & Sons.
- [8] B. D. Salvo, C. Gerardi, R. V. Schaijk, S. A. Lombardo, D. Corso, C. Plantamura, T. Serafino, G. Ammendola, M. V. Duuren, P. Goarin, W. Y. Mei, K. V. D. Jeugd, H. Baron, M. Gély, P. Mur, and S. Deleonibus, *IEEE Trans. Device and Materials Reliability*, 4, 377 (2004).



- [9] Y.-N. Tan, W.-K. Chim, B. J. Cho, and W.-K. Choi, *IEEE Trans. Electron Devices*, 51, 1143 (2004).
- [10] T. Yamaguchi, H. Satake, and N. Fukushima, *IEEE Trans. Electron Devices*, 51, 774 (2004).
- [11] W. Zhu, T.P. Ma, T. Tamagawa, Y. Di, J. Kim, R. Carruthers, M. Gibson, T. Furukawa, *IEDM*, 463 (2001).
- [12] S. Haukka, E. L. Lakomaa, and T. Suntola, in *Adsorption and Its Applications in Industry and Environmental Protection: Stud. Surf. Sci. Catal.*, ed. A. Dabrowski, Vol.120, Elsevier, Amsterdam 1998, pp. 715-750.
- [13] S. Ek, *Helsinki University of Technology Inorganic Chemistry Publication Series*, No.4, Espoo 2004
- [14] C. J. Brinker, A. J. Hurd, P. R. Schunk, C. S. Ashley, R. A. Cairncross, J. Samuel, K. S. Chen, C. Scotto, and R. A. Schwartz , *Metallurgical and Ceramic Protective Coatings*, Chapman & Hall, London, 1996, pp. 112-151.
- [15] T. Olding, M. Sayer, and D. Barrow, *Thin Solid Films*, 581(2001).
- [16] T. Kololuoma, S. M. Nissila, and J. T. Rantala, *Sol-Gel Optics V. Society of Photo-Optical Instrumentation 54 Engineers*, 2000, pp. 218 (Proceedings of SPIE, Vol. 3943).
- [17] M. Marvola, J. Kiesvaara, K. Jarvinen, M. Linden, and A. Urtti, *Sol-Gel*

*Derived Silica Gel Monoliths And Microparticles As Delivery in Tissue Admonistration*, Division of Biopharmaceutics and Pharmacokinetics Department of Pharmacy University of Helsinki (2001).

- [18] F. Schwertfeger, and U. Schubert, *Chem. Mater.* 7,1909 (1995).
- [19] Sanghun Jeon<sup>1\*</sup>, Jeong Hee Han<sup>1</sup>, Junghoon Lee<sup>1</sup>, Cheol Jong Choi<sup>2</sup>, Sangmoo Choi<sup>3</sup>, Hyunsang Hwang<sup>3</sup>, and Chungwoo Kim "High work-function metal gate and high-K dielectrics for charge trap flash memorydevice applications" *Proceedings of ESSDERC, Grenoble, France, 2005*
- [20] Impact of Metal Work Function on Memory Properties of Charge-Trap Flash Memory Devices Using Fowler–Nordheim P/E Mode IEEE ELECTRON DEVICE LETTERS, VOL. 27, NO. 6, JUNE 2006

# Chapter 2

## Physical and Electrical properties of MoN and TaN MOS Capacitors

### 2-1 Introduction

The problems of polysilicon (poly-Si) gate depletion, high gate resistance, high gate tunneling leakage current, and boron penetration into the channel region become more severe as the channel length and gate-oxide thickness are aggressively reduced. Therefore, there is immense interest in metal gates and alternative gate dielectrics with high permittivity. Metal gates with work functions near the conduction and valence band edges of Si are desired for the N- and P-MOSFETs, respectively. An accurate understanding of the top interface of the gate dielectric, i.e., the metal–dielectric or the poly-Si–dielectric interface is important to achieving precise control of gate work functions and threshold voltages in transistors with high-k gate dielectrics.

In this work, we discuss the dependence of metal gate work functions on the different annealing temperatures. We found a systematic methodology to extract the accurate work function of metal gates. This methodology consists of the interfacial layer and decouples the impact of charges from the work function. We expect metal gate work-function can play a key role in eliminating electron back tunneling (EBT) through the blocking dielectric during the erase operation.

## 2-2 Experimental

Figure 2-1 schematically depicts the process flow of the proposed MIS capacitors. The fabrication process of the MoN and TaN MOS capacitors were started on n-type and p-type, 5-10  $\Omega$  cm, (100) 150mm silicon substrates. First, various silicon dioxide thickness (3.3nm, 10.6nm, 17.7nm, 35.1nm) were deposited by chemical vapor deposition in horizontal furnace system. In order to observe the effect of metal gate work function on memory properties, various metal materials on silicon dioxide with various thicknesses were prepared. Therefore MoN and TaN metals were deposited by sputtering method with pure Mo target and pure Ta target in the nitrogen and argon gas ambient. After that, the samples went through metal RTA treatment in  $N_2$  ambient at various temperatures (500 $^{\circ}C$ , 600 $^{\circ}C$ , 700 $^{\circ}C$ ) for 30 sec. Then all samples went through metal RTA treatment in  $N_2$  ambient at 900 $^{\circ}C$  for 20 sec. Finally the backside of the samples was deposited with Al by sputtering method with pure Al target.




Fig. 2-1 The process flow of the MoN and TaN MOS capacitors.

## 2-3 Results and Discussion

In this section, the physical and electrical characteristics of MoN and TaN MOS

capacitors were discussed.

Fig. 2-2 shows the relation of flat band voltage and effective oxide thickness (EOT) for TaN MOS Capacitors. First, we have four thicknesses of TaN MOS capacitors, annealing them at different temperatures. Then we measure C-V curves, using a systematic methodology to extract the accurate flat band voltage of TaN MOS capacitors, as depicted in Fig. 2-2. We found three lines were intercepted in the same point. Because thermal budget of 900°C is larger than that of 500°C, 600°C, and 700°C. We also found that if TaN metal did not go to a pre-annealing step (such as 500°C, 600°C, 700°C) to densify metal before treatment in N<sub>2</sub> ambient at 900°C for 20 sec, the characteristics of TaN MOS capacitors will very bad. The slope of three lines stands for effective oxide charge.




Fig. 2-2 The relation of flat band voltage and effective oxide thickness (EOT) under different annealing conditions for TaN MOS capacitors.

Fig. 2-3 shows the relation of flat band voltage and effective oxide thickness (EOT) for MoN MOS Capacitors. Like TaN MOS Capacitors we measure C-V curves, using a systematic methodology to extract the accurate flat band voltage of MoN MOS capacitors, as depicted in Fig. 2-3. Unlike TaN MOS Capacitors, if MoN metal did not go to a pre-annealing step (such as 500°C and 600°C) to densify metal before treatment in N<sub>2</sub> ambient at 900°C for 20 sec, the characteristics of MoN MOS capacitors will not be bad. The slope of three lines stands for effective oxide charge.




Fig. 2-3 The relation of flat band voltage and effective oxide thickness (EOT) under different annealing conditions for MoN MOS capacitors.

Fig. 2-4 shows work function of TaN metal and current density at V<sub>g</sub> = 1V under different annealing conditions. From Fig. 2-2, intercept at Y-axis, when EOT=0 the

value of flat band voltage can extract work function of TaN . It shows almost the same work function value. The right Y-axis show the current density at  $V_g = 1V$  , TaN metal did not go to a pre-annealing step (such as  $500^{\circ}C$  , $600^{\circ}C$  , $700^{\circ}C$ ) to densify metal before treatment in  $N_2$  ambient at  $900^{\circ}C$  for 20 sec , which has the maximum leakage current density . Another TaN metal went to a  $700^{\circ}C$  pre-annealing step, which has the minimum leakage current density.




Fig. 2-4 Work function of TaN metal and current density at  $V_g = 1V$  under different annealing conditions.

Fig. 2-5 shows work function of MoN metal and current density at  $V_g = -1V$  under different annealing conditions. From Fig. 2-3, intercept at Y-axis, when  $EOT=0$  the value of flat band voltage can extract work function of MoN. The metal work

function value ranges about 0.1eV (about 4.9eV~5eV). The right Y-axis show the current density at  $V_g = -1V$ , MoN metal went to a 500°C pre-annealing step to densify metal before treatment in  $N_2$  ambient at 900°C for 20 sec, which has the maximum leakage current density. Another MoN metal went to a 600°C pre-annealing step, which has the minimum leakage current density.




Fig. 2-5 Work function of MoN metal and current density at  $V_g = -1V$  under different annealing conditions.

From the above pictures, we plot a table to show work function and current density for different metal and annealing conditions. As depicted in Table2-1.



Material	Condition (°C)	WF (eV)	Jg at V=1V (A/cm <sup>2</sup> )
MoN	AS→900	4.95	9.99E-07
MoN	500→900	4.879	4.59E-05
MoN	600→900	4.97	9.01E-07
TaN	500→900	4.601	2.54E-05
TaN	600→900	4.622	1.53E-06
TaN	700→900	4.622	9.00E-07

Table 2-1 Work function and current density for TaN and MoN metal.

## 2-4 Summary

In this chapter, we found the work function of TaN was about 4.6eV. It located at the midgap of energy level, so we choose a 700°C pre-annealing step to densify metal and then treatment at 900°C for 20 sec to fabricate NMOS and PMOS. In the other hand, for MoN metal we choose a 600°C pre-annealing step to densify metal and then treatment at 900°C for 20 sec to fabricate NMOS.

## 2-5 Reference

- [1] “Effects of High-K Gate Dielectric Materials on Metal and Silicon Gate Workfunctions” Yee-Chia Yeo, Student Member, IEEE, Pushkar Ranade, Student Member, IEEE, Tsu-Jae King, Senior Member, IEEE, and Chenming Hu, Fellow, IEEE IEEE ELECTRON DEVICE LETTERS, VOL. 23, NO. 6, JUNE 2002
- [2] A Capacitance-Based Methodology for Work Function Extraction of Metals on High-K Rashmi Jha, Jason Gurganos, Y. H. Kim, R. Choi, Jack Lee, Member, IEEE, and Veena Misra, Member, IEEE IEEE ELECTRON DEVICE LETTERS, VOL. 25, NO. 6, JUNE 2004
- [3] High work-function metal gate and high-K dielectrics for charge trap flash memory device applications Sanghun Jeon<sup>1\*</sup>, Jeong Hee Han<sup>1</sup>, Junghoon Lee<sup>1</sup>, Cheol Jong Choi<sup>2</sup>, Sangmoo Choi<sup>3</sup>, Hyunsang Hwang<sup>3</sup>, and Chungwoo Kim Proceedings of ESSDERC, Grenoble, France, 2005
- [4] The impact of work-function of metal gate and fixed oxide charge of high-K blocking dielectric on memory properties of NAND type charge trap flash memory devices Sanghun Jeon<sup>1\*</sup>, Jeong Hee Hani, Junghoon Lee<sup>1</sup>, Jaewoong Hyun<sup>1</sup>, Ju Hyung Kim<sup>2</sup>, Y. S. Jeong<sup>1</sup>, Hee Soon Chael, Soo Doo Chae<sup>2</sup>, M. K. Kim<sup>1</sup>, J.-W. Leel, Sangmoo. Choi<sup>3</sup>, Man Jang<sup>3</sup>, Hyunsang Hwang<sup>3</sup> and Chungwoo Kim<sup>1</sup>

- [5] Thermal Instability of Effective Work Function in Metal/High-K Stack and Its Material Dependence Moon Sig Joo, Byung Jin Cho, Senior Member, IEEE, N. Balasubramanian, and Dim-Lee Kwong, Senior Member, IEEE IEEE ELECTRON DEVICE LETTERS, VOL. 25, NO. 11, NOVEMBER 2004



# Chapter 3

## Characteristics of High-K CeO<sub>2</sub> Nanocrystal Memory with Different Metal Gates

### 3-1 Introduction



Charge trapping flash(CTF) memory devices have received considerable attention due to the detrimental coupling effect among adjacent cells in sub-50nm NAND type floating gate flash memory devices. Nitride based CTF memory devices have several advantages such as fast programming, low power operation, high density integration, good reliability characteristics, and high compatibility with conventional CMOS technology. However, it is difficult to satisfy the NAND specifications of low erase state  $V_{th}$  of  $-3V$  from  $1V$  at  $-18V$  for  $2ms$  and good retention characteristics because the current through the tunnel dielectric thickness critically affects both properties and the electron back tunneling (EBT) during erase operation limits the low erase state  $V_{th}$ . EBT is known to a serious concern for meeting specification of NAND devices using Fowler-Nordheim (FN) program and erase schemes. The experimental studies show that high work-function metal gate and high permittivity (high-K) dielectric play a key role in eliminating electron back tunneling (EBT) through the blocking dielectric during the erase operation.

In this work, in order to reconcile this conflicting behavior, we have carried out a study on the impact of work function of metal gate and high permittivity (high-K) dielectric on the memory properties of CeO<sub>2</sub> based CTF devices. Techniques to improve erase efficiency of CTF memory devices with different metal gates by using n-channel CeO<sub>2</sub> based CTF devices are discussed. In the past, n-channel flash cells were widely used in the design of flash memory products. However, the requirement of high voltage operation for channel-hot-electron (CHE) programming results in a large power consumption. In order to improve it, the p-channel flash cell has been suggested for low


voltage and low power applications. A more matured p-channel cell using band-to-hand tunneling induced hot electron injection (BBHE) has later been proposed .We demonstrate reliability enhancement for n-channel and p-channel flash cells.



### 3-2 Experimental




Figure 4-1 schematically depicts the process flow of the proposed SONOS flash memory. The fabrication process of the CeO<sub>2</sub> nanocrystal memory devices involved was started with the LOCOS isolation process on p-type and n-type, 5-10 Ω cm, (100) 150mm silicon substrates. First, a 3 nm thick tunnel oxide was thermally grown at 1000<sup>0</sup>C in vertical furnace system. The trapping layer of CeO<sub>2</sub> layer was deposited by dual E-gun method with CeO<sub>2</sub> target . After that, the samples went through RTA treatment in O<sub>2</sub> ambient at 900<sup>0</sup>C for 1 minute. A blocking oxide of about 20 nm thick was then deposited by high density plasma chemical vapor deposition (HDPCVD) . After that, the sample went through RTA treatment in O<sub>2</sub> ambient at 900<sup>0</sup>C for 1 minute. For control samples, a 200 nm thick poly-silicon was deposited to serve as the gate electrode by LPCVD. In addition another metal gates 100nm MoN and TaN were deposited by sputtering method with pure Mo target and pure Ta target in the nitrogen and argon gas ambient. Then, gate electrode was patterned. For NMOSFET ,the source/drain and gate were doped by self-aligned P ion implantation at the dosage and energy of 5×10<sup>15</sup> ions/cm<sup>-2</sup> and 25 KeV, then the substrate contact was patterned and the sub-contact was implanted with BF<sub>2</sub> at the dosage and energy of 5×10<sup>15</sup> ions/cm<sup>-2</sup> and 40 KeV . For PMOSFET ,the source/drain and gate were doped by self-aligned BF<sub>2</sub> ion implantation at the dosage and energy of 5×10<sup>15</sup> ions/cm<sup>-2</sup> and 25 KeV, then the substrate contact was patterned and the sub-contact was implanted with P at the dosage and energy of 5×10<sup>15</sup> ions/cm<sup>-2</sup> and 40 KeV. After these implantations, for NMOSFET the dopants were activated at 950<sup>0</sup>C for 20 sec, For PMOSFET the dopants were activated at 950<sup>0</sup>C for 10 sec. The rest of the subsequent standard CMOS procedures were complete for fabricating the CeO<sub>2</sub> high-k memory devices.



$O_2$  RTA  $900^{\circ}C$  60sec  
form  $CeO_2$  nanocrystal













Fig. 3-1 The process flow of the metal gate flash memory and the cross-section of the metal gate flash memory .

### 3-3 Results and Discussion

In this section, the electrical characteristics of metal gate high-k CeO<sub>2</sub> nanocrystal SONOS-type memory were discussed.

#### 3-3-1 Id-Vg Curve




Fig. 3-2 The Id-Vg curves of the MoN metal gate flash memory in the programmed and erased state.

Figure 3-2 shows the Id-Vg curve of the device under program and erase operations. We use channel hot electron injection (CHEI) to program and band to band hot hole to erase (BTBHH). The program condition is  $V_g = 7V$ ,  $V_d = 7V$  with 1 msec stress. The erase condition are  $V_g = -3V$ ,  $V_d = 8V$  with 1 msec stress. The  $V_{th}$  after programming shifts

about 2V from the original fresh state. After erasing, the  $V_{th}$  shifts leftward 1.9V. So the memory window is about 2V.




Fig. 3-3 The  $I_d$ - $V_g$  curves of the TaN metal gate flash memory in the programmed and erased state.

Figure 3-3 shows the  $I_d$ - $V_g$  curve of the device under program and erase operations. We use CHEI to program and BTBHH to erase. The program condition is  $V_g = 7V$ ,  $V_d = 7V$  with 1 msec stress. The erase condition are  $V_g = -3V$ ,  $V_d = 9V$  with 1 msec stress. The memory window is about 2V.

### 3-3-2 Program and Erase Speed

For the high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory with MoN metal gate, the program speed is shown in Fig.3-4.




Fig. 3-4 The program speed curves of high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory with MoN metal gate.

We show four different stress conditions: V<sub>g</sub>=6V, V<sub>d</sub>=6V ; V<sub>g</sub>=7V, V<sub>d</sub>=7V; V<sub>g</sub>=8V, V<sub>d</sub>=8V ; V<sub>g</sub>=9V, V<sub>d</sub>=9V. As Fig. 3-4 shows, the condition V<sub>g</sub>=7V, V<sub>d</sub>=7V, 1 msec cause V<sub>th</sub> shift about 2V; and the condition V<sub>g</sub>=8V, V<sub>d</sub>=8V, 0.1 msec cause V<sub>th</sub> shift over 2V. Its memory window is > 4V. At large voltage (such as > V<sub>g</sub>=9V, V<sub>d</sub>=9V), the program speed is very fast within short time. Like the condition V<sub>g</sub>=9V, V<sub>d</sub>=9V, 1 usec cause V<sub>th</sub> shift 2.3V.




Fig. 3-5 The erase speed curves of high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory with MoN metal gate.

Figure 3-5 shows the erase speed of the MoN metal gate device. For V<sub>g</sub>= -3V, -4V, and -5V with the same V<sub>d</sub> =8V. We can see all stress conditions the V<sub>th</sub> shift > 2V in 10msec. The final erase state is below the initial state. Therefore it shows no electron back tunneling (EBT) and a little over-erase.

For the high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory with TaN metal gate, the program speed is shown in Fig.3-6. We show three different stress conditions: V<sub>g</sub>=5V, V<sub>d</sub>=5V; V<sub>g</sub>=6V, V<sub>d</sub>=6V; V<sub>g</sub>=7V, V<sub>d</sub>=7V. As Fig. 3-6 shows, the condition V<sub>g</sub>=7V, V<sub>d</sub>=7V, 1 msec cause V<sub>th</sub> shift about 2V. Its memory window is > 5V.




Fig. 3-6 The program speed curves of high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory with TaN metal gate.

Figure 3-7 shows the erase speed of the TaN metal gate device. For V<sub>g</sub>= -3V, -4V, and -5V with the same V<sub>d</sub>=9V. We can see all stress conditions the V<sub>th</sub> shift > 2V in 10msec. And V<sub>t</sub> shift of -2V can be achieved with V<sub>g</sub>=-4 V<sub>d</sub>=9V t <1ms .The final erase state is below the initial state. Because it has no electron back tunneling (EBT), so it shows over-erase under large erase voltage (such as V<sub>g</sub>= -4V ,V<sub>d</sub>=9V and V<sub>g</sub>= -5V ,V<sub>d</sub>=9V).




Fig. 3-7 The erase speed curves of high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory with TaN metal gate.

Figure 3-8 shows the erase speed of the N<sup>+</sup>-poly and MoN metal gate device. To be clearly understood EBT phenomenon, we use F-N tunneling mechanism to erase. For N<sup>+</sup>-poly gate, we can see a little V<sub>th</sub> shift under small voltage (V<sub>g</sub>=-15V). And EBT phenomenon occurs when we apply large voltage to it (V<sub>g</sub>=-18V). For MoN metal gate, it has no EBT under whether large nor small voltage. It shows reasonable erase speed for MoN metal gate device.




Fig. 3-8 The erase speed curves of N<sup>+</sup>-poly and MoN gate CeO<sub>2</sub> nanocrystal memory with F-N tunneling mechanism.

### 3-3-3 Data Retention Characteristic

Fig. 3-9 is the data retention characteristic of MoN metal gate high-k CeO<sub>2</sub> nanocrystal SONOS memory measured at 25°C. We find the small charge loss with time. The curve shows only 5 % charge loss as measure time up to 10<sup>4</sup> sec and 13% charge loss up to 10<sup>8</sup> sec at 25°C. We infer the small charge loss at room temperature is from the electron deep trap of high-k CeO<sub>2</sub> nanocrystal. We prove that sputtering MoN and TaN metal will not damage the blocking oxide and CeO<sub>2</sub> layer, so it shows good retention characteristic.






Fig. 3-9 Retention characteristic of MoN metal gate high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory at 25°C.

### 3-3-4 Disturbance Measurement

Figure 3-10 shows the gate disturbance measurement of the MoN metal gate device for three stress conditions:  $V_g=7V$ ,  $V_g=9V$  and  $V_g=11V$  with  $V_d=V_s=V_b=0V$ . And Figure 3-11 shows the gate disturbance measurement of the TaN metal gate device for three stress conditions:  $V_g=6V$ ,  $V_g=8V$  and  $V_g=10V$  with  $V_d=V_s=V_b=0V$ . The applied gate voltage will attract electrons in the substrate tunneling to the CeO<sub>2</sub> layer by FN tunneling mechanism and result into  $V_{th}$  increase. After 1000 sec stress, the fresh state  $V_{th}$  are almost the same. It shows almost no gate disturbance after 1000 sec stress.




Fig. 3-10 The gate disturbance characteristics of MoN metal gate device.




Fig. 3-11 The gate disturbance characteristics of TaN metal gate device.

Figure 3-12 shows the read disturbance measurement of the MoN metal gate device. And Figure 3-13 shows the read disturbance measurement of the TaN metal gate device. The measurement conditions are all fixed  $V_g=4V$  with different  $V_d= 2V, 3V,$  and  $4V$  for 1000 sec stress. The stress caused the fresh state  $V_{th}$  increase almost  $0V$ . It shows almost no read disturbance after 1000 sec stress.




Fig. 3-12 The read disturbance characteristics of MoN metal gate device.




Fig. 3-13 The gate disturbance characteristics of TaN metal gate device.

### 3-3-5 Physical Characteristics

Fig. 3-14 shows the X-ray diffraction (XRD) characteristic of MoN metal gate device. The incident angle ranges from 15 degree to 60 degree. We find signal intensity peak appears at 32.85 degree. By searching the data base, we find the rate between Mo and N element is 1:1.

Fig. 3-15 shows the X-ray diffraction (XRD) characteristic of TaN metal gate device. The incident angle ranges from 15 degree to 60 degree. We find signal intensity peak appears at 33 degree. By searching the data base, we find the rate between Ta and N element is 2:0.86.




Fig. 3-14 The XRD characteristic of MoN metal gate device.




Fig. 3-15 The XRD characteristic of TaN metal gate device.




Fig. 3-16 The TEM image of MoN metal gate device.

Fig. 3-16 shows the cross-section-view high resolution tunneling electron microscopy (HRTEM) of MoN metal gate device. From the image, the isolation of the nanocrystals prevents the formation of effective conductive paths between adjacent nodes. The thickness of the tunnel oxide and blocking oxide are about 3.4nm and 15.4nm, and the thickness of the MoN metal is about 93.2nm. The nanocrystal size ranges from 7.5nm to 9.8nm.

### 3-4 Summary

In this chapter, we replace conventional poly-Si gate with metal gate MoN, TaN. We have shown the electric curves, like Id-Vg, program speed, erase speed, and small disturbance. We improve erase efficiency of high-k CeO<sub>2</sub> nanocrystal memory with different metal gates by using p-channel and n-channel devices .We also demonstrate the quality of high-k CeO<sub>2</sub> nanocrystal with some good characteristics.



### 3-5 Reference

- [1] Marvin H. White, Yang (Larry) Yang, Ansha Purwar, Margaret L. French, "A Low Voltage SONOS Nonvolatile Semiconductor Memory Technology", *IEEE transactions on components, packaging, and manufacturing technology—PART A*, VOL. 20, NO. 2, JUNE 1997.
- [2] Shin-ichi Minami and Yoshiaki Kamigaki, "A Novel MONOS Nonvolatile Memory Device Ensuring 10-Year Data Retention after 10<sup>7</sup> Erase/Write Cycles", *IEEE Transactions on Electron Devices*, VOL. 40, NO. 11, NOVEMBER 1993.
- [3] C. C.-H. Hsu et al., *Exf. Ah. SSDM*, Tsukuba, p. 140.1992
- [4] T. Ohnakado et al., in *IEDM Tech. Dig.*, p. 279.1995.
- [5] Jao-Hsian Shiue et. al. "A study of interface trap generation by Fowler-Nordheim and Substrate-hot-carrier stresses for 4-nm thick gate oxides," in *IEEE transactions on electron devices*, vol. 46, NO.8, August 1999
- [6] O. Takahiro, T. Hiroshi, K. Hayashi, and M. D. K. Kaisha, "Non-volatile semiconductor memory device capable of high speed programming/erasure, U.S. patent no. 5818761," Oct. 6, 1998.
- [7] D. P. Shum *et al.*, "A novel band-to-band tunneling induced convergence mechanism for low current, high density Flash EEPROM applications," in *IEDM Tech. Dig.*, 1994, pp. 41–44.
- [8] C.-Y. Hu. *et al.*, "Substrate-current-induced hot electron (SCIHE) injection: A new convergence scheme for Flash memory," in *IEDM Tech. Dig.*, 1995, pp. 283–287.
- [9] T. S. Chen, K. H. Wu, H. Chung, and C. H. Kao, "performance improvement of SONOS memory by bandgap engineer of charge-trapping layer", *IEEE Electron*



*Device Lett.*, vol.25, no.4, pp. 205-207, Apr. 2002.

- [10] Marvin H. White, Yang (Larry) Yang, Ansha Purwar, Margaret L. French , ” A Low Voltage SONOS Nonvolatile Semiconductor Memory Technology ”, *IEEE transactions on components, packaging, and manufacturing technology—PART A*, VOL. 20, NO. 2, JUNE 1997.
- [11] T. Sugizaki, M. Kohayashi, M. Ishidao, H. Minakata, M. Yamaguchi, Y. Tamura, Y. Sugiyama, T. Nakanishi, and H. Tanaka,” Novel Multi-bit SONOS Type Flash Memory Using a Highk Charge Trapping Layer”, *Symposium on VLSI Technology Digest of Technical Papers* 2003.
- [12] Marvin H. White, Dennis A. Adams, James R. Murray, Stephen Wrazien, Yijie (Sandy) Zhao, Yu (Richard) Wang, Bilal Khan, Wayne Miller, Rajiv Mehrotra , ” Characterization of Scaled SONOS EEPROM Memory Devices for Space and Military Systems\* ”, *IEEE* 2004
- [13] G. D. Wilk, R. M. Wallace, J. M. Anthony, ”High-k gate dielectrics: Current status and materials properties considerations ”, *Applied Physics Review*, vol.89, no.10,pp.5243-5275, May 2001.
- [14] T. Ohnakado *et al.*, “Novel electron injection method using band-to-band tunneling induced hot electron (BBHE) for Flash memory with a p-channel cell,” *IEDM Tech. Dig.*, pp. 279–282, 1995.
- [15] T. Ohnakado *et al.*, “Novel self-limiting program scheme utilizing N-channel select transistors in P-channel DINOR Flash memory,” in *IEDM Tech. Dig.*, 1996, pp. 181–184.
- [16] S. J. Shen, C. S. Yang, Y. S. Wang, and C. C.-H. Hsu, “Novel self-convergent programming scheme for multilevel P-channel Flash memory,” in *IEDM Tech.*

*Dig.*, 1997, pp. 287–290.

- [17] R.-L. Lin, Y.-S. Wang, and C. C.-H. Hsu, “P-channel Flash memory,” in *Proc. NVSMW*, 1998, pp. 27–34.
- [18] T. S.-D. Chang, “PMOS memory cell with hot electron injection programming and tunneling erasing, U.S. Patent no. 5687118,” Nov. 11, 1997.
- [19] T. S.-D. Chang, “PMOS flash memory cell capable of multi-level threshold voltage storage, U.S. Patent no. 5666307,” Sept. 9, 1997.
- [20] T. S.-D. Chang, “non-volatile electrically erasable memory with PMOS transistor NAND gate structure, U.S. Patent no. 5581504,” Dec. 3, 1996.
- [21] S. J. Shen, C. S. Yang, Y. S. Wang, and C. C.-H. Hsu, “Novel self-convergent programming scheme for multilevel P-channel Flash memory,” in *IEDM Tech. Dig.*, 1997, pp. 287–290.
- [22] Frank Ruei-Ling Lin, Yen-Sen Wang and Charles Ching-Hsiang Hsu, “Multi-Level P-channel Flash Memory,” pp457-463
- [23] Steve S. Chung, S. N. Kuo, C. M. Yih, and T., S. Chao “Performance and Reliability Evaluations of P-Channel Flash Memories with Different Programming Schemes.” IEDM 97-295
- [24] C. C.-H. Hsu et al., “A high speed, low power p-channel Flash EEPROM using silicon rich oxide as tunneling dielectric,” in *Proc. Conf. Solid State Devices and Materials*, 1992, pp. 140–141.

# Chapter 4

## Characteristics of High-K CeO<sub>2</sub> Nanocrystal Memory with Different Source/Drain Implantations


### 4-1 Introduction

Recently SONOS-type memory has received considerable interest as one of the most promising candidates to replace the conventional floating-gate flash memory. Because as the tunnel oxide thickness is scaled below 80 Å, the stress-induced leakage current (SILC) has become such a severe problem that it will be a formidable challenge for floating-gate devices to meet the ten-year retention requirement. However, for the SONOS device, due to its discrete charge trapping nature, it is more robust to SILC since there is no lateral charges movement to discharge the whole memory as one single defect is generated in the tunnel oxide. In addition SONOS memory has low operation voltage, better endurance, and good compatibility with conventional CMOS process. However, achieving fast programming and long retention at the same time remains to be one challenge for SONOS devices. Various approaches have been proposed for improving the SONOS performance and reliability.

In this work, we propose a high performance nonvolatile memory with high-k CeO<sub>2</sub> nanocrystal charge trapping layer. The serious leakage problem during retention can be eliminated by utilizing a nanocrystal memory structure. The electrons stored on the nanocrystal directly above the defect chain will be affected since the nanocrystals are separated from each other within the gate oxide dielectric. The tunnel oxide thickness in the nanocrystal memory device can be reduced to allow faster programming and lower voltage operation. We also use different source/drain implantation approaches to achieve superior memory characteristics.

## 4-2 Experimental

Figure 4-1 schematically depicts the process flow of the proposed SONOS flash memory.









Fig. 4-1 The process flow of the flash memory and the cross-section of the flash memory (control samples).

The fabrication process of the CeO<sub>2</sub> nanocrystal memory devices involved was started with the LOCOS isolation process on p-type, 5-10 Ω cm, (100) 150mm silicon substrates. First, a 2 nm thick tunnel oxide was thermally grown at 1000<sup>o</sup>C in vertical furnace system. The trapping layer of CeO<sub>2</sub> layer was deposited by dual E-gun method with CeO<sub>2</sub> target. After that, the samples went through RTA treatment in O<sub>2</sub> ambient at 900<sup>o</sup>C for 1 minute. A blocking oxide of about 20 nm thick was then deposited by high density plasma chemical vapor deposition (HDPCVD). After that, the sample went through RTA treatment in O<sub>2</sub> ambient at 900<sup>o</sup>C for 1 minute. Then, a 200 nm thick poly-silicon was deposited to serve as the gate electrode by LPCVD. Then, gate electrode was patterned and the source/drain and gate were doped by self-aligned P ion implantation at the dosage and energy of 5×10<sup>15</sup> ions/cm<sup>-2</sup> and 25 KeV, then the substrate contact was patterned and the sub-contact was implanted with BF<sub>2</sub> at the dosage and energy of 5×10<sup>15</sup> ions/cm<sup>-2</sup> and 40 KeV. After these implantations, the dopants were activated at 950<sup>o</sup>C for 20 sec. The rest of the subsequent standard CMOS procedures were complete for fabricating the CeO<sub>2</sub> high-k memory devices. The above are control samples.

## BF<sub>2</sub> ion implantation



## P<sub>31</sub><sup>+</sup> ion implantation







Fig. 4-2 The process flow and the cross-section of the asymmetry source/drain



flash memory (asymmetry S/D).

Figure 4-2 schematically depicts the process flow of the asymmetry source/drain SONOS flash memory. We changed the source/drain implantation with  $\text{BF}_2$  ion implantation at the dosage and energy of  $5 \times 10^{13}$  ions/ $\text{cm}^{-2}$  and 25 KeV (twist angle: 72 degree, tilt angle: 30degree), then doped by P ion implantation at the dosage and energy of  $5 \times 10^{15}$  ions/ $\text{cm}^{-2}$  and 25 KeV (twist angle: 0 degree, tilt angle: 0 degree). Then the substrate contact was patterned and the sub-contact was implanted with  $\text{BF}_2$  at the dosage and energy of  $5 \times 10^{15}$  ions/ $\text{cm}^{-2}$  and 40 KeV. After these implantations, the dopants were activated at  $950^\circ\text{C}$  for 20 sec. The rest of the subsequent standard CMOS procedures were complete for fabricating the  $\text{CeO}_2$  high-k memory devices.

## 4-3 Results and Discussion

In this section, the electrical characteristics of high-k  $\text{CeO}_2$  nanocrystal SONOS-type memory were discussed.

### 4-3-1 Id-Vg Curve

Figure 4-3 shows the Id-Vg curves of the device under program and erase operations.




Fig. 4-3 The  $I_d$ - $V_g$  curves of the high- $k$   $\text{CeO}_2$  nanocrystal SONOS-type flash memory in the programmed and erase state.

We use channel hot electron injection (CHEI) to program and band to band hot hole to erase (BTBHH). The program condition is  $V_g = 7\text{V}$ ,  $V_d = 7\text{V}$  with 10 msec stress. The erase condition are  $V_g = -4\text{V}$ ,  $V_d = 8\text{V}$  with 10 msec stress. The  $V_{th}$  after programming shifts about 3V from the original fresh state. After erasing, the  $V_{th}$  shifts leftward about 2.7V. So the memory window is about 3V. We think the  $V_{th}$  shift rightward is due to electron trapping in the high- $k$   $\text{CeO}_2$  nanocrystal layer. The band offset is the reason why trapping occurred. During programming, the electrons in the substrate gain energy from the applied voltage  $V_g$  and  $V_d$ . If the energy is enough to cross the energy barrier, the hot electrons will inject to the high- $k$   $\text{CeO}_2$  nanocrystal charge trapping layer and be trapped. This causes the  $V_{th}$  change. When erasing, we apply a negative gate voltage and positive

drain voltage to generate hot hole in the substrate. If the hot hole in the substrate achieves enough energy to cross the energy barrier, it can reach the high-k CeO<sub>2</sub> nanocrystal charge trapping layer and cause the Id-Vg curve shift toward left.




Fig. 4-4 The Id-Vg curves of the asymmetry source/drain high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory.

Figure 4-4 shows the Id-Vg curves of the device under program and erase operations. We use channel hot electron injection (CHEI) to program and band to band hot hole to erase (BTBHH). The program condition is Vg= 7V, Vd= 7V with 1 msec stress. The erase condition are Vg= -4V, Vd= 8V with 10 msec stress. The Vth after programming shifts about 2.3V from the original fresh state. After erasing, the Vth shifts leftward about 2.3V. So the memory window is about 2.3V.

#### 4-3-2 Program and Erase Speed

For the control samples, the program speed is shown in Fig. 4-5.




Fig. 4-5 The program speed curve of high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory.

We show four different stress conditions: Vg=6V, Vd=6V ; Vg=7V, Vd=7V; Vg=8V, Vd=8V ; Vg=9V, Vd=9V. As Fig. 4-5 shows, the condition Vg=7V, Vd=7V, 1 msec cause Vth shift 2V; and the condition Vg=8V, Vd=8V, 0.1 msec cause Vth shift 2V. With the Vg and Vd increasing, the Vth shift also increases and the program speed is faster; memory window is > 5V. This is because as the gate voltage become more positive for programming, more hot electrons are generated .So more and more hot electrons can be trapped in the charge trapping layer. Hence, the Vth shift increases as gate voltage and drain voltage increases.




Fig. 4-6 The program speed curves of asymmetry source/drain high-k  $CeO_2$  nanocrystal SONOS-type flash memory.




Fig. 4-7 The band diagram of P<sup>+</sup>-N junction at reverse bias.

Figure 4-6 shows the program speed of the asymmetry source/drain device. First, define n-type only region as source; define n-type and p-type region as drain. We show three different stress conditions:  $V_g=6V, V_d=6V$  ;  $V_g=7V, V_d=7V$ ;  $V_g=8V, V_d=8V$  ; compare with  $V_g=6V, V_s=6V$  ;  $V_g=7V, V_s=7V$ ;  $V_g=8V, V_s=8V$  . As Fig. 4-5 shows, both the condition  $V_g=7V, V_d=7V$  and the condition  $V_g=7V, V_s=7V$ , 1 msec cause  $V_{th}$  shift  $> 2V$ . With the  $V_g$  and  $V_d, V_s$  increasing, the  $V_{th}$  shift also increases and the program speed is faster; memory window is  $> 6V$ . Hence, the  $V_{th}$  shift increases as gate voltage and drain voltage, source voltage increases. When the drain voltage applies to the drain region, the p<sup>+</sup>-n junction is at reverse-biased condition, so band bending becomes more serious and then occurs zener breakdown, as depicted in Fig. 4-7. Therefore near drain region more and more electron hole pairs generate, so more and more hot electrons can be trapped in the charge trapping layer. In Fig. 4-8, we prove high drain current under the same drain and gate voltage the asymmetry source/drain device than the normal source/drain device. It means more and more electron hole pairs generate.




Fig. 4-8 The  $I_d$ - $V_d$ ,  $I_s$ - $V_s$  curves of the asymmetry source/drain high-k  $\text{CeO}_2$  nanocrystal SONOS-type flash memory.




Fig. 4-9 The program speed curve of normal and asymmetry source/drain high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory.

Figure 4-9 shows the program speed of the control device and asymmetry source/drain device. We show three different stress conditions:  $V_g=6V, V_d=6V$  ;  $V_g=7V, V_d=7V$ ;  $V_g=8V, V_d=8V$  . With the  $V_g$  and  $V_d, V_s$  increasing, the  $V_{th}$  shift also increases and the program speed is faster; memory window is  $> 6V$ . Hence, the  $V_{th}$  shift increases as gate voltage and drain voltage increases. Compared with control samples, the band bending of the  $p^+-n$  junction at reverse-biased condition is more serious and occurs zener breakdown. Therefore more electron hole pairs generate, more hot electrons can be trapped in the charge trapping layer. So the program speed of the asymmetry source/drain device is faster than control device. We prove this comment with Fig. 4-10.






Fig. 4-10 The  $I_d$ - $V_d$  curves of normal and asymmetry source/drain high-k  $CeO_2$  nanocrystal SONOS-type flash memory .

Figure 4-11 shows the normalized erase speed of the device. For  $V_g = -3V, -4V,$  and  $-5V$  with the same  $V_d = 8V$ . We can see as the gate voltage becomes more negative, the  $V_{th}$  shift a little more; and all stress conditions the  $V_{th}$  shift  $> 2.5V$  in 10msec. For  $V_d = 6V, 7V,$  and  $8V$  with the same  $V_g = -4V$ . We can see as the drain voltage becomes more positive, the  $V_{th}$  shift more. Hence, the  $V_{th}$  shift increases as gate voltage increases or drain voltage increases. Drain voltage influences the erase speed is large than gate voltage.




Fig. 4-11 The erase speed curve of high-k  $CeO_2$  nanocrystal SONOS-type flash memory.




Fig. 4-12 The erase speed curve of asymmetry source/drain high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory.

Figure 4-12 shows the normalized erase speed of the asymmetry source/drain device. For V<sub>d</sub>= 6V, 7V, and 8V with the same V<sub>g</sub>= -4V. At low voltage (6V), the band bending of high-dose P<sup>+</sup>-N junction at reversed bias is more serious than that of low-dose P-N junction at reversed bias. So more and more electron hole pairs generate near drain region than that near source region. The erase speed of condition V<sub>g</sub>= -4V, V<sub>d</sub>= 6V is more faster than condition V<sub>g</sub>= -4V, V<sub>s</sub>= 6V. At high voltage, the band bending of high-dose P<sup>+</sup>-N junction and low-dose P-N junction at reversed bias are all serious. Therefore the erase speeds of them are almost the same.

Figure 4-13 shows the erase speed of the control device and asymmetry source/drain device. For V<sub>d</sub>= 6V, 7V, and 8V with the same V<sub>g</sub>= -4V. This is also

because the band bending of high-dose P<sup>+</sup>-N junction (asymmetry source/drain) at reversed bias is more serious than that of low-dose P-N junction (control samples) at reversed bias. Therefore the erase speed of the asymmetry source/drain device is faster than control samples.




Fig. 4-13 The erase speed curves of normal and asymmetry source/drain high-k  $CeO_2$  nanocrystal SONOS-type flash memory.

### 4-3-3 Data Retention Characteristic

Fig. 4-14 is the data retention characteristic of high-k CeO<sub>2</sub> nanocrystal SONOS memory measured at 25°C. We find the small charge loss with time. The curve shows only 8.5 % charge loss as measure time up to 10<sup>4</sup> sec and 16% charge loss up to 10<sup>8</sup> sec at 25°C. We infer the small charge loss at room temperature is from the electron deep trap of high-k CeO<sub>2</sub> nanocrystal charge trapping layer mentioned above.




Fig. 4-14 Retention characteristic of the high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory at 25°C.

#### 4-3-4 Disturbance Measurement

Figure 4-15 shows drain disturbance measurement of the normal and asymmetry source/drain high-k CeO<sub>2</sub> nanocrystal device. We applied two stress conditions: V<sub>d</sub> =6V and V<sub>d</sub>=8V with V<sub>g</sub>=V<sub>s</sub>=V<sub>b</sub>=0V to the device. From the Fig. 4-12, we can see little V<sub>th</sub> loss after 1000 sec stress for normal device, the programmed state V<sub>th</sub> loss is 0.15V at V<sub>d</sub>=6V and 0.23V for V<sub>d</sub>=8V for the asymmetry source/drain device.




Fig. 4-15 Drain disturbance characteristics of normal and asymmetry source/drain high-k CeO<sub>2</sub> nanocrystal SONOS-type flash memory.

## 4-4 Summary

In this chapter, we propose a new source/drain implantation method for high-k CeO<sub>2</sub> nanocrystal SONOS memory. We have shown the electric curves, like Id-Vg, program/erase speed, charge retention, and drain disturbance. We demonstrate the quality of high-k CeO<sub>2</sub> nanocrystal with some good characteristics in terms of large memory window, long charge retention time due to deep trap level in the CeO<sub>2</sub> layer, and small drain disturbance.



## 4-5 Reference

- [1] H. Aozasa, I. Fujiwara, A. Nakamura, and Y. Komatsu, "Analysis of Carrier Traps in Si<sub>3</sub>N<sub>4</sub> in Oxide/Nitride/Oxide for Metal/ Oxide/Nitride/Oxide Silicon Nonvolatile Memory", Japanese Journal of Applied Physics, Vol.38, part 1, No. 3A, pp.1441-1447, 1999.
- [2] Y. Yang, and M. H. White, "Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures", Solid State Electronics, Vol. 44, pp.949-958, 2000.
- [3] Y.N. Tan, W.K. Chim, B.J. Cho, and W.K. Choi, "Over-erase phenomenon in SONOS-type flash memory and its minimization using a hafnium oxide charge storage layer," IEEE Trans. Electron Devices, vol. 51, pp. 1143-1147, July 2004.
- [4] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-k gate dielectrics: Current status and materials properties considerations", Journal of Applied Physics, Vol. 89, pp. 5243-5275, 2001.
- [5] W. Zhu, T.P. Ma, T. Tamagawa, Y. Di, J. Kim, R. Carruthers, M. Gibson, and T. Furukawa, "HfO<sub>2</sub> and HfAlO for CMOS : Thermal stability and current transport," in IEDM Tech. Dig., pp. 463-466, 2001.
- [6] S. Ventkataraj, O. Kappertz, C. Liesch, R. Detemple, R. Jayavel, M. Wutting, Vacuum, 75, 7 (2004).
- [7] W. Zhao, B. K. Tay, G. Q. Yu, S. P. Lau, J. Phys. –Condens. Mat., 15, 7707 (2003)
- [8] A. J. Moulson and J. M. Herbert, Electroceramics, Wiley, NJ (2003).
- [9] W. Zhu, T.P. Ma, T. Tamagawa, Y. Di, J. Kim, R. Carruthers, M. Gibson, T. Furukawa, IEDM, 463 (2001).



- [10] M. Balog, M. Schieber, M. Michman, and S. Patai, *Thin Solid films*, 47, 190 (1997).
- [11] M. Balog, and M. Schieber, *J. Electrochem. Soc.*, 126,1203 (1979).
- [12] W.J. Tsai, N.K. Zous, C.J. Liu, C.H. Chen, Tahui Wang, Sam Pan, and C.-Y. Lu, *IEDM*, 719 (2001).
- [13] Y.-H. Shih, H.-T. Lue, K.-Y. Hsieh, Rich Liu, and C.-Y. Lu, *IEDM*, 881 (2004).
- [14] C. T. Swift, G. L. Chindalore, K. Harber, T. S. Harp, A. Hoefler, C. M. Hong, P. A. Ingersoll, C. B. Li, E. J. Prinz, and J. A. Yater, *IEDM*, 927 (2002).



# Chapter 5

## Conclusions

The thesis of “The Study of High-K CeO<sub>2</sub> Nanocrystal Flash Memory with Different Metal Gates and S/D Implantations” was proposed. The results of each chapter are summarized as below.

In chapter 2, we discuss the dependence of metal gate work functions on the different annealing temperatures. We found a systematic methodology to extract the accurate work function of metal gates. We found the work function of TaN was about 4.6eV. It located at the midgap of energy level, so we choose a 700°C pre-annealing step to densify metal and then treatment at 900°C for 20 sec to fabricate NMOS. In the other hand, for MoN metal we choose a 600°C pre-annealing step to densify metal and then treatment at 900°C for 20 sec to fabricate NMOS.

In chapter 3, we replace conventional poly-Si gate with MoN and TaN metal gates. We have shown the electric curves, like Id-Vg, program speed, erase speed and disturbances. We improve erase efficiency of high-k CeO<sub>2</sub> nanocrystal memory with different metal gates by using n-channel devices .We also demonstrate the quality of high-k CeO<sub>2</sub> nanocrystal with some good characteristic in terms of large memory window, long charge retention time, and small gate disturbance and read disturbance.

In chapter 4, we propose a new source/drain implantation method to high-k CeO<sub>2</sub> nanocrystal SONOS memory. We have shown the electric curves, like Id-Vg, program/erase speed,charge retention, and drain disturbance .We demonstrate the

quality of high-k  $\text{CeO}_2$  nanocrystal with some good characteristics in terms of large memory window, long charge retention time due to deep trap level in the  $\text{CeO}_2$  nanocrystal, and small drain disturbance.



# 簡歷

姓名：余明爵

性別：男

出生日期：中華民國七十二年五月十一日

籍貫：台灣省 桃園縣桃園市

地址：桃園縣八德市廣德里 16 鄰順昌街 72 巷 1 號

學歷：國立清華大學 工程與系統科學系

(民國 94 年 6 月)

國立交通大學 電子研究所固態組 碩士班

(民國 96 年 6 月)

論文題目：應用不同金屬閘極和源極汲極離子佈植於二氧化鈾

奈米微晶粒之 SONOS 記憶體研究

The Study of High-K  $\text{CeO}_2$  Nanocrystal Flash Memory

with Different Metal Gates and Source/Drain

Implantations

電子郵件：u902131@alumni.nthu.edu.tw