

# Chapter 1

## Introduction

### 1.1 Background

To meet the requirements for present and future electrical products, technologies and devices of IC industry develop extremely, especially the small-size and high-speed chips. The transistor scaling [1] is driven by industry pressures to increase the chip performance and density at a reduced cost per function [2]. The scaling of the conventional metal-oxide-semiconductor field effect transistor (MOSFET) beyond the 45-nm technology node will be extremely challenging [3]. Very high channel doping concentration and very thin gate oxides are needed to control the short channel effect in the nanometer conventional MOSFET. However, very high channel doping concentration reduces carrier mobility, hampering the device performance and leading to a high band-to-band drain leakage current. It is accompanied by an unacceptably high gate leakage current through a very thin gate oxide [4]. Consequently, one is no longer able to improve the performance of the conventional MOSFET by simply increasing the gate capacitance in order to improve the gate overdrive. Industry is actively pursuing solutions to these problems which are seen in the introduction of high- $\kappa$  gate dielectrics to reduce the gate leakage and novel strained channel materials to boost the device

performance. Such measures may be able to extend the useful life of the conventional MOSFET for one or two generations but more radical solutions are needed beyond the 45-nm technology node. There is a consensus that the bulk MOSFET will be replaced by an ultra-thin body (UTB) silicon on insulator (SOI) and/or a double-gate (DG) MOSFET architecture, such devices tolerate thicker gate oxides and lower channel doping. They allow scaling to sub-10 nm without substantial loss of performance and have better electrostatic integrities. At these scales, their performance could be further increased by the introduction of new channel, gate dielectric and gate materials. However, the transition with new device architectures and the introduction of new materials is a challenging task for industry, further emphasizing the role of modeling and simulation in the areas of technology and device design. Modeling is tasked with screening the endless combinations of new device architectures and new materials to optimize performance thus cutting the cost of technology development to industry. The prediction of the behavior of the next generation of CMOS devices will also be extremely beneficial to the design community which has to cope with an increasing number of changes to device topology and behavior. Unfortunately, the present generation of models and simulation tools, which have been developed over the years to support the design of the conventional Si/SiO<sub>2</sub> transistor, cannot cope with the new device architectures and materials.

From now on the introduction of at least one technology booster will be needed at each ITRS technology node in order to maintain the required performance of the scaled MOSFET [5]. These boosters include the introduction of strain and novel channel materials [6], the introduction of high- $\kappa$  gate stacks [3], the introduction of metal gates [3] and the introduction of novel transistor architectures [7]-[8].

For the forthcoming technology nodes, strain alone may not be sufficient to sustain the required performance and to compensate for the potential drive current loss associated with the introduction of high- $\kappa$  gate dielectrics [9].

The use of high- $\kappa$  materials allows the achievement of a similar or even lesser equivalent  $\text{SiO}_2$  thickness (EOT) at a larger physical thickness of the gate dielectric, substantially reducing the gate tunneling current. However, a serious drawback of the high- $\kappa$  MOSFET is the degradation of carrier mobility in the channel. This is partially related to the significant number of trapped and fixed interface charges, a consequence of the immaturity of the current high- $\kappa$  growth technology.

These high- $\kappa$  materials, so-called because of their high dielectric constant ( $\kappa$ ), can be made much thicker than  $\text{SiO}_2$  while achieving the same gate capacitance - the ability to turn a gate on and off, allowing it to process data. As the thickness scales below 2nm, leakage currents due to tunneling increase drastically, leading to unwieldy power consumption and reduce device reliability. Replacing the silicon dioxide gate dielectric

with a high- $\kappa$  material allows increased gate capacitance without the concomitant leakage effects.

In order to implement metal/high- $\kappa$  technology at the 45-nm node, slated by the ITRS for initial volume production in 2010, metal/high- $\kappa$  devices must perform well in many areas like mobility, reliability and threshold voltage ( $V_{th}$ ) controllability.

Fig. 1-2 show ITRS 2005 Trench DRAM Roadmap.

## 1.2 Motivation

Dynamic random access memory (DRAM) is the most common kind of random access memory (RAM) for personal computers and workstations. The network of electrically-charged points in which a computer stores quickly accessible data in the form of 0s and 1s is called memory. Random access means that the PC processor can access any part of the memory directly rather than having to proceed sequentially from some starting place. DRAM is dynamic in that, unlike static RAM (SRAM), it needs to have its storage cells refreshed or given a new electronic charge at few milliseconds. Static RAM does not need refreshing because it operates on the principle of moving current that is switched in one of two directions rather than a storage cell that holds a charge in place. Static RAM is generally used for cache memory, which can be accessed more quickly than DRAM.

DRAM stores each bit in a storage cell consisting of a capacitor and a transistor.

Capacitors tend to lose their charge rather quickly; thus, the need for recharging.

The architecture, materials choice and process technology for stacked-capacitors in embedded-DRAM applications are a crucial concern for each new technology node.

Capacitor technology is transitioning from the early days of planar PIS (poly/insulator/silicon) capacitors to the MIM (metal/insulator/metal) capacitors used for 65-nm technology node.

Thus, in this work we combine technologies of high- $\kappa$  dielectrics and MIM capacitor structures in the DRAM process.



### 1.3 The Structures and Characteristics of MIM Capacitors


A typical process flow for MIM capacitor fabrication includes capacitor opening patterning, bottom electrode deposition, bottom electrode chemical mechanical planarization (CMP), dielectric layer deposition, and top electrode deposition and patterning. Normally, high dielectric constant ( $\kappa$ ) dielectric materials are used as the insulating dielectric layer between the electrodes.

The electrodes of a MIM capacitor are fabricated using metals such as TiN, TaN, WN, etc., which are deposited using CVD (chemical vapor deposition), ALD (atomic

layer deposition) or MOCVD (metal organic chemical vapor deposition) methods. MIM capacitors used for logic-friendly embedded DRAM features require a low-temperature electrode deposition process (typically less than about 450 degrees C).

To satisfy the requirements of leakage current and voltage linearity, several variations of dielectric structures with two dielectrics have been attempted in MIM capacitors, such as laminate [10], sandwich [11] and stack structures [12], as shown in Fig. 1-3.

The advantages of MIM Capacitors are listed as follows:



- (1) Lower parasitic resistance in storage nodes.
- (2) Lower temperature process.
- (3) Higher stored charge per unit area with high- $\kappa$  dielectrics.
- (4) Enables lower aspect ratio structures.

Therefore, MIM capacitors are especially suitable for mass production in semiconductor fabrication processes.

## 1.4 The Applications of MIM Capacitors Technology

Integration of passive components such as capacitors into semiconductor devices is an enabling technology that drives higher degree of system-level integration for portable communication devices. The miniaturization and reduction in the number of components in wireless systems allows lower cost, greater functionality, higher performance and increased reliability.


In the conventional MIS structure, metal-insulator-Si-substrate has been used over a long period of time. There are many studies about high- $\kappa$  on Si-substrate. Comparing with  $\text{SiO}_2$ , the most benefit for high- $\kappa$  gate dielectrics is leakage current density reduction by several orders of magnitude at the same EOT. However, in the point of view of device performance, a suitable gate dielectric candidate should also meet the other requirements, such as high thermal stability, high carrier mobility, small oxide charges, and good stress immunity and CMOS compatible. Different from semiconductor (Si-substrate), metal has more carriers and is more conductive.

Therefore, MIM structure (metal-insulator-metal) can reduce contact resistance and raise storage charge comparing to MIS structure. MIM capacitors are integrated in the back end part of process flow. The maximum temperature of deposition is restricted by the thermal budget of back end processes.

In recent years, capacitors are fabricated by using metal-insulator-metal (MIM)

structure and using silicon oxide and silicon nitride, deposited using plasma-enhanced chemical vapor deposition (PECVD), as the dielectrics of MIM capacitors. However, the capacitance density is limited by low dielectric constant values. Hence, MIM capacitor processes need to be developed that can provide higher capacitance density and are compatible with IC processing. Therefore, adoption of high- $\kappa$  material is a very efficient way to increase the capacitance density [13].

An MIM capacitor has metal plates which are usually formed on the metal conductors of the interconnect layers. Because metal fabrication is required for the conductors of the interconnect layers, the simultaneous or near-simultaneous formation of the metal capacitor plates is readily accomplished without significant additional process steps and manufacturing costs.



MIM capacitors are very valuable in many applications of semiconductor technology. For example, MIM technology can be used in RF circuits, analog ICs, high power microprocessor units (MPUs), and DRAM cells.

High- $\kappa$  metal-insulator-metal (MIM) capacitors are receiving great attention in RF/analog circuit applications due to high capacitance density [14]–[20]. Besides, MIM capacitors are used for impedance matching and DC filtering and occupied a large portion of the circuit area.

MIM structures are also used in embedded DRAM (eDRAM) technology for

multi-functional SOC application. DRAM technology with its 1-transistor/1-capacitor concept has long been at the leading edge of integrated circuit miniaturization. DRAM capacitor scaling has played a central role in this effort, as shown in fig. 1-4. In order to assure sufficient data retention time, a charge storage capacitance of 25-35 fF/cell and cell leakage currents  $<1$  fA/cell are required and have to be maintained over the coming technology generations.

As DRAM density increasing, devices shrinkage and higher charge storage is inevitable. It is hard for conventional MIS structure to meet the requirements, so MIM structure is expected to apply in trench DRAM process. Therefore, we are wondering if


high- $\kappa$  material interacts with a metal electrode. If high- $\kappa$  material interacts with a metal electrode, there will be an interfacial layer between high- $\kappa$  material and metal electrode.

That will change the property of the whole film, such as interface roughness, interface stress, electron barrier height, thermal stability, etc..

For DRAM stacked capacitors, metal-insulator-metal (MIM) structures with high- $\kappa$  dielectrics are now required to meet capacitance requirements. Beyond 50nm (2009), a new dielectric material with a dielectric constant  $>60$  will be required. Embedded DRAM in SOC applications will drive several integration challenges. One of those challenges is matching the ground rules required for the deep contacts around the stacked capacitor with the contact ground rules for the logic device.

The need for advanced capacitor materials in the DRAM trench capacitor is delayed relative to the stacked capacitor by only a few years. Some high- $\kappa$  materials are currently being used in a silicon-insulator-silicon (SIS) structure for DRAM trench capacitors, but a metal-top electrode will be needed in 2007 and a full MIM structure with high- $\kappa$  dielectric may be needed in 2009.

eDRAM technology has the significant advantages in terms of performance, area, and power consumption by combining a high bandwidth DRAM macro with logic/analog circuits on the same chip[21]-[22]. However, the process gap between commodity DRAM and logic make it difficult to manufacture highly reliable eDRAM with low cost and high yield.



High density, high speed and low power memory continues to be required for integration into logic chips for applications such as networking, multimedia handhelds, gaming consoles and high definition television. Embedded DRAM today continues to be made in optimized trench capacitor technologies, and in simplified cells designed to reduce the process adders to the CMOS logic processes.

Therefore, the technology challenge is the required higher capacitance density, lower leakage current and simplified integration process for multi-functional SOC application.

To reduce the cell area and cost, the capacitor density should be higher. Because

the capacitor density in MIM device is equal to  $\epsilon_0\kappa/t_d$ , increasing dielectric constant ( $\kappa$ ) of metal-oxide and reducing the dielectric thickness ( $t_d$ ) are the methods to increase the capacitor density. However, the using high- $\kappa$  dielectric is preferred because the reducing  $t_d$  will increase leakage current density of the capacitor and the loss tangent exponentially due to electron tunneling.



<i>Year of 1st Product Shipment</i>	<i>2004</i>	<i>2005</i>	<i>2006</i>	<i>2007</i>	<i>2008</i>
<i>Technology Node</i>	<i>90 nm</i>	<i>80 nm</i>	<i>70 nm</i>	<i>65 nm</i>	<i>57 nm</i>
DRAM 1/2 pitch [nm]	90	80	70	65	57
Cell size factor	8	8	8	8	8
Cell size [ $\mu\text{m}^2$ ]	0.065	0.051	0.039	0.034	0.026
Trench structure	bottled	bottled	bottled	bottled	bottled
Trench circumference [nm]	748	665	582	540	474
Trench area enhancement factor (bottle) [A]	1.6	1.6	1.6	1.6	1.6
Trench surface roughening factor	1.3	1.25	1.25	1.2	1
Effective oxide thickness (CET) [nm]	5.2	4.4	4.3	3.9	2.8
Trench depth [mm] (at 35fF)	6.4	6.2	6.8	6.8	6.7
Aspect ratio [trench depth / trench width]	55	60	75	80	90
Upper electrode	Poly-Silicon	Poly-Silicon	Poly-Silicon	Metal	Metal
Dielectric material	NO	High-k	High-k	High-k	High-k
Bottom electrode	Silicon	Silicon	Silicon	Silicon	Silicon
Capacitor structure / dielectric	SIS / NO	SIS / High-k		MIS / High-k	

Fig. 1-1 ITRS 2005 Trench DRAM Roadmap (Known solutions exist

through 57 nm generation.)

<i>Year of 1st Product Shipment</i> <i>Technology Node</i>	<i>2010</i> <i>45 nm</i>	<i>2011</i> <i>40 nm</i>	<i>2012</i> <i>35 nm</i>	<i>2013</i> <i>32 nm</i>	<i>2014</i> <i>28 nm</i>
DRAM 1/2 pitch [nm]	45	40	36	32	28
Cell size factor	8	8	8	8	8
Cell size [ $\mu\text{m}^2$ ]	0.016	0.013	0.010	0.008	0.006
Trench structure	bottled	bottled	bottled	bottled	bottled
Trench circumference [nm]	374	333	291	266	233
Trench area enhancement factor (bottle) [A]	1.6	1.6	1.6	1.6	1.6
Trench surface roughening factor	1	1	1	1	1
Effective oxide thickness (CET) [nm]	2.0	1.8	1.6	1.4	1.2
Trench depth [nm] (at 35fF)	6.1	6.2	6.1	6.0	5.8
Aspect ratio [trench depth / trench width]	105	120	135	145	160
Upper electrode	Metal	Metal	Metal	Metal	Metal
Dielectric material	High-k	High-k	High-k	High-k	High-k
Bottom electrode	1: Silicon	1: Silicon	Metal	Metal	Metal
	2: Metal	2: Metal			
Capacitor structure / dielectric	1: MIS / High-k				
	2: MIM / High-k				
	Solutions Exist	Solutions Being Pursued	No known Solutions		

Fig. 1-2 ITRS 2005 Trench DRAM Roadmap (Red brick wall moved to 28

nm, MIM option for  $\leq 50$  nm, only option for  $\leq 35$  nm.)




Fig. 1-3 Several variations of dielectric structures with two dielectrics have been attempted in MIM capacitors, such as laminate, sandwich and stack structures.




Fig. 1-4 Scaling of DRAM storage dielectric.

# Chapter 2

## The Research and Applications of High- $\kappa$ Dielectrics

### 2.1 Introduction

The gate leakage current increases as the device size decreases. The larger leakage current will not only cause the higher power consumption but also degrade the reliability of the devices. We should avoid it happening.


With using the material with high dielectric constant (high- $\kappa$ ), the physical thickness of the dielectric in the devices can be increased without the reduction of capacitance density. The leakage current is related to the physical thickness as the increasing thickness of high- $\kappa$  dielectric can reduce the leakage current of the devices.

Although high- $\kappa$  dielectrics often exhibits smaller band gap, weaker bond, and higher defect density than  $\text{SiO}_2$ , the high- $\kappa$  dielectrics with the same effective oxide thickness(EOT) still shows lower leakage current than  $\text{SiO}_2$  by several orders.

Dielectrics with higher dielectric constant than  $\text{SiO}_2$  exhibit the potential to replace the conventional thermal oxide for sub-100nm technology node. Not only the gate leakage current can be reduced without the reduction of drain current drive and mutual conductance, but also the reliability of gate dielectrics can be improved effectively.

Recently, some high- $\kappa$  dielectrics have been widely studied. The characteristics and issues of those materials have also been reported. The high- $\kappa$  dielectrics show that good performances are always accompanied by other drawbacks.

According to the ITRS roadmap, the continuously increasing capacitance density of MIM capacitors [1]-[2] is required to achieve smaller chip area and lower cost of IC. Thus, searching for proper high- $\kappa$  dielectrics [3]–[11] is the primary challenge because decreasing dielectric thickness will increase the unwanted leakage current exponentially.



## 2.2 The Research of High- $\kappa$ Dielectrics

The dramatic increase in wired and wireless communications have triggered the demand for metal–insulator–metal (MIM) capacitors, which can offer low parasitic capacitance, low voltage coefficients, and high quality factor for RF applications [12]. With an increase in levels of integration and the scale-down of chip size, future technology generations will require integrated RF MIM capacitors with higher capacitance density in view of lower system cost. High capacitance density can be achieved by utilizing either high dielectric constant (high- $\kappa$ ) materials or very thin insulator layers. However, leakage current and reliability issues limit the aggressive thickness scaling [13]. Therefore, high- $\kappa$  materials are much preferred as a possible

solution.

In recent years, various high- $\kappa$  dielectrics, such as  $\text{HfO}_2$  [14]–[16],  $\text{AlTaO}_x$  [17], Tb-doped  $\text{HfO}_2$  [14],  $(\text{HfO}_2)_{1-x}(\text{Al}_2\text{O}_3)_x$  [18],  $\text{Al}_2\text{O}_3$  [19], [20],  $\text{AlTiO}_x$  [20], and  $\text{Ta}_2\text{O}_5$  [19], [21], have been explored to replace conventional silicon dioxide and silicon nitride for MIM capacitors. However, the challenge still remains to achieve high capacitance density especially in RF regime, while maintaining minimal leakage current, acceptable voltage coefficients of capacitance (VCCs), and so on under the thermal budget of a back-end process.



### 2.3 The Applications of High- $\kappa$ Dielectrics

The most significant application for high- $\kappa$  dielectrics will be to extend the scaling of silicon transistors and to reduce the short channel effect and the power consumption. Without high- $\kappa$  dielectric, it is impossible to prevent the exponential increase of the gate leakage current as the device scaling progresses continuously. Once the scaling is stopped due to the unacceptable power consumption and bad device reliability, the operation frequency of the device cannot have chances to be raised to a higher value. Not only the bandwidth of communication cannot be broadened, but also the limits of operation speed of microprocessors appear. No doubt the gate dielectrics are the core of CMOS devices while CMOS transistors are the fundamentals of integrated circuits.

Therefore, the way to replace conventional oxide by high- $\kappa$  dielectrics is an inevitable and significant application in the next generation of VLSI technology.

The continuous shrink of scaling of design rules for DRAM leaves us some difficulties to overcome. In the G-bit DRAM generation, the memory cell density is so high that the cell space can only allow dielectrics thicker than 20nm. This requirement of thickness for dielectrics makes it impossible to use complex metal oxide such as BST as the dielectric layers. Because of the difficulty of conformal CVD for complex metal oxide, the high aspect ratio of the trench for DRAM seems to be another challenge to integrate the complex metal oxide into G-bit DRAM generation. Owing to the high dielectric constant, good step coverage and minimum thickness limit, simple metal oxide such as  $Ta_2O_5$ ,  $Al_2O_3$  and  $TiO_2$  are thought the promising materials in the application of DRAM. Among the simple metal oxide,  $Ta_2O_5$  exhibits better step coverage than others. But it has higher leakage current and degradation after high temperature process. The former can be reduced by using oxygen annealing and the latter can be solved by utilizing a new electrode material reported in the literature. Recently, there has been much attention on  $TiO_2$  due to its high dielectric constant (40~180) and well thermal stability. High temperature crystallization can cause not only the increase of leakage current but also reduce the breakdown voltage as well as non-uniform leakage current. Therefore, the thermal stability is a critical issue in the

choice of high- $\kappa$  dielectrics for capacitor DRAM cell. In addition to  $\text{TiO}_2$  and  $\text{Al}_2\text{O}_3$  also attract much attention due to their thin effective oxide thickness even in the trench with the aspect ratio of 60 and top critical dimension of 80 nm. These results indicate that simple metal oxide is suitable to enhance the performance and density of DRAM. For example, the high- $\kappa$  dielectrics used in MIM capacitors have evolved from  $\text{SiON}$  ( $\kappa\sim 4\text{-}7$ ) [1]-[3],  $\text{Al}_2\text{O}_3$  ( $\kappa=10$ ) [4],  $\text{HfO}_2$  ( $\kappa\sim 22$ ) [5]-[9],  $\text{Ta}_2\text{O}_5$  ( $\kappa\sim 25$ ) [10], [11] to  $\text{Nb}_2\text{O}_5$  ( $\kappa\sim 40$ ) [12] and  $\text{TaTiO}$  ( $\kappa\sim 45$ ) [13]-[15]. Table 2-1 shows materials properties of high- $\kappa$  dielectrics.

## 2.4 The Development and Trend of High- $\kappa$ Dielectrics



By altering the sources of deposition, various dielectrics can be deposited on the substrates. Moreover, this simple process technique will integrate with front-end or back-end process.

Owing to this figure of merits, this process technique makes the development of high- $\kappa$  dielectric more practicable. As the dielectrics of passive components, our process technique increases the dielectric constant and reduces the thickness of dielectrics without the degradation of electrical characteristics at the same time. Once interface oxide forms during a high temperature process, the effective oxide thickness increases obviously, whereas high- $\kappa$  dielectrics without doping tend to crystallize during high temperature and cause high leakage current.

Material	Dielectric constant( $\kappa$ )	Band gap $E_g$ (eV)	$\Delta E_c$ (eV) to Si
$\text{SiO}_2$	3.9	8.9	3.2
$\text{Si}_3\text{N}_4$	7	5.1	2
$\text{Al}_2\text{O}_3$	9	8.7	2.8
$\text{La}_2\text{O}_3$	30	4.3	2.3
$\text{Ta}_2\text{O}_5$	26	4.5	1-1.5
$\text{TiO}_2$	80	3.5	1.2
$\text{HfO}_2$	25	5.7	1.5
<b>TiTaO</b>	<b>45</b>	—	—

Table 2-1 Materials properties of high- $\kappa$  dielectrics.

# Chapter 3

## The Experimental Procedure of High- $\kappa$ MIM Capacitors Using the TiTaO Dielectric

### 3.1 The Experimental Procedure

The TiTaO MIM capacitors were fabricated using 4 inch p-type or n-type Si wafers. After depositing 2  $\mu\text{m}$   $\text{SiO}_2$  on a Si wafer, the lower capacitor electrode was formed using PVD-deposited TaN/Ta bi-layers. Ta was used to reduce the series resistance and the TaN served as a barrier layer between the high- $\kappa$  TiTaO and the Ta electrode. Then  $\text{Ti}_x\text{Ta}_{1-x}\text{O}$  ( $x\sim 0.6$ ) dielectric was deposited by PVD, followed by a 400°C oxidation and the devices were also annealed at 400°C for 30 min in  $\text{N}_2$  for stability test reduce the leakage current. Finally, Ir or Al was deposited and patterned to form the top capacitor electrode [1]-[2].

Different TiTaO thicknesses of 41, 28, 17 and 14nm were used to study the voltage linearity in the devices. The MIM capacitor area is 30  $\mu\text{m} \times 30 \mu\text{m}$ .

The fabrication process flow is listed as follows:

1. 4 inch p-type or n-type Si wafer (100).
2. RCA clean.

3. 2  $\mu\text{m}$   $\text{SiO}_2$  deposited on Si wafers in a furnace.
4. Depositing  $\text{TaN}/\text{Ta}$  bi-layers by PVD.
5. Patterning and depositing  $\text{Ti}_x\text{Ta}_{1-x}\text{O}$  ( $x \sim 0.6$ ) dielectric by PVD.
6. Followed by oxidation at  $400^\circ\text{C}$  and Furnace annealing at  $400^\circ\text{C}$  for 30 min in  $\text{N}_2$  ambient.
7. Finally, Ir or Al was deposited on the dielectrics and patterned to form the top capacitor electrode.

### **3.2 The Measurement of High- $\kappa$ MIM Capacitors Using the $\text{TiTaO}$ Dielectric**



The fabricated capacitors were characterized by C-V and J-V measurements using an HP4155B semiconductor parameter analyzer and an HP4284A precision LCR meter.




Fig. 3-1 Silicon substrate, RCA clean and 2  $\mu\text{m}$  SiO<sub>2</sub> deposited on Si wafers in a furnace.




Fig. 3-2 Depositing TaN/Ta bi-layers by PVD






Fig. 3-3 Patterning and depositing  $\text{Ti}_x\text{Ta}_{1-x}\text{O}$  ( $x \sim 0.6$ ) dielectric by PVD, followed by oxidation at  $400^\circ\text{C}$  and furnace annealing at  $400^\circ\text{C}$  for 30 min in  $\text{N}_2$  ambient.




Fig. 3-4 Ir or Al was deposited on the dielectrics and patterned to form the top capacitor electrode (step 1).




Fig. 3-5 Ir or Al was deposited on the dielectrics and patterned to form the top capacitor electrode (step 2).




Fig. 3-6 Ir or Al was deposited on the dielectrics and patterned to form the top capacitor electrode (step 3).

## Chapter 4

# The Characteristics and Analysis of High- $\kappa$ MIM Capacitors Using the TiTaO Dielectrics

### 4.1 Introduction

To achieve continuing improvements in mixed signal and RF integrated circuit performance, the sizes of both the active MOSFETs and the passive MIM capacitors [1]-[16] need to be scaled down. The technology challenge for the MIM capacitor is to achieve high capacitance density, low leakage current and small voltage linearity of the capacitance simultaneously [17]. To meet these device requirements, the use of high- $\kappa$  dielectrics for the MIM capacitors is the only viable choice. This is because decreasing the dielectric thickness ( $t_d$ ) needed for high capacitance density ( $\epsilon_0\kappa/t_d$ ) increases the leakage current and degrades the capacitor's voltage linearity.

The novel Ir/TiTaO/TaN capacitors show high capacitance density [18], small leakage current and low voltage linearity, simultaneously. The TiTaO dielectric capacitors also show good thermal stability, such as low leakage current after a 400°C thermal cycle associated with its backend process. This contrasts with TiO<sub>2</sub> dielectric capacitors which give high leakage current after 400°C processing [16]. The excellent

device performance arises from using the very high- $\kappa$  TiTaO dielectric ( $\kappa=45$ ) and high work-function Ir (5.2 eV). These are the first results that meet all the ITRS roadmap requirements for analog capacitors in the year 2018 - such as 10 fF/ $\mu\text{m}^2$  capacitance density, leakage current  $<5.8 \text{ fA}/[\text{pF}\cdot\text{V}]$ , and capacitance voltage linearity  $<100 \text{ ppm/V}^2$  [17].

## 4.2 C-V characteristics of High- $\kappa$ MIM Capacitors Using the TiTaO Dielectric

Fig. 1 shows the cross-sectional TEM image of 28 fF/mm<sup>2</sup> TiTaO with 1.2 nm capacitance-equivalent thickness (CET). A dielectric constant of 45 and CET of 1.2 nm are obtained.

Fig. 2-3 show the XRD for TiO<sub>2</sub> and TiTaO. Significant crystallization of TiO<sub>2</sub> is observed after 400°C O<sub>2</sub> treatment and is worse after following N<sub>2</sub> annealing. In sharp contrast, the TiTaO dielectric stays amorphous even after 400°C annealing for 30 min.

Fig. 4-7 show the C-V characteristics of high- $\kappa$  Ir/TiTaO/TaN MIM capacitors. The capacitance densities of 10.3, 14.3, 23 and 28 fF/ $\mu\text{m}^2$  were measured for the 41, 28, 17 and 14 nm TiTaO dielectric devices, which give capacitance-equivalent thicknesses (CET) of 3.4, 2.4, 1.5 and 1.2 nm respectively. A high- $\kappa$  value of about 45 was obtained from the measured capacitance density in the TiTaO dielectric.

### 4.3 J-V characteristics of High- $\kappa$ MIM Capacitors Using the TiTaO Dielectric

Figure 8-11 show the J-V characteristics of Al/TiTaO/TaN and Ir/TiTaO/TaN MIM capacitors with 3.4, 2.4, 1.5 and 1.2 nm CET. High breakdown voltages of 14 and 20 V were measured for the 10.3 and 14.3 fF/ $\mu\text{m}^2$  density devices, well above values required for most analog function applications.

The ITRS requirement for analog capacitors by 2018 is the density of 10fF/ $\mu\text{m}^2$  and low leakage current and capacitance voltage linearity. The low leakage current of  $1.2 \times 10^{-8}$  A/cm<sup>2</sup> at 2V or 5.8 fA/[pF•V] obtained for the 10.3 fF/ $\mu\text{m}^2$  density device meets the ITRS-required low leakage current of <7 fA/[pF•V] [17]. Such a low leakage current is due to the amorphous structure of the TiTaO preserved, even after the backend processing involving 400°C oxidation and N<sub>2</sub> annealing. This was confirmed by X-Ray diffraction measurements.


The leakage current of TiTaO is ~4-7 orders of magnitude lower than TiO<sub>2</sub> for the same 23 fF/ $\mu\text{m}^2$  density and consistent with XRD and TEM. The leakage current from top Al or Ir injection is lower than bottom TaN due to the better interface and consistent with capacitance dispersion in C-V, which further reduces by using Ir electrode by ~1 order of magnitude lower than Al due to larger  $\phi_B$ .

The exponential relation of leakage current with capacitance density is plotted in

Fig. 12.

#### 4.4 Normalized Capacitance Variation $\Delta C/C$

For analog capacitors, the low capacitance voltage linearity is important. Figure 13-14 show the plots of  $\Delta C/C$  versus  $V$  for Al/TiTaO/TaN and Ir/TiTaO/TaN MIM capacitors of 10.3 and 14.3  $fF/\mu m^2$ . The  $\Delta C/C$  is much lower by using Ir electrode than Al. The  $\Delta C/C$  decreases rapidly with decreasing capacitance density from 14.3 to 10.3  $fF/\mu m^2$ , which is consistent with the decreasing trend of the leakage current, as shown in Fig. 10-11.



#### 4.5 Voltage Coefficient Capacitance VCC ( $\alpha$ )

Low quadratic VCC ( $\alpha$ ) of 89 ppm/V $^2$  and linear VCC ( $\beta$ ) of 178 ppm/V are obtained in 10.3  $fF/\mu m^2$  devices with low leakage current of  $1.2 \times 10^{-8}$  A/cm $^2$  or 5.8 fA/[pF•V] at 2V. This is the lowest  $\alpha$ [1]–[16] to meet the ITRS roadmap requirement at year 2018:  $\alpha < 100$  ppm/V $^2$  and leakage  $< 7$  fA/[pF•V] at 10  $fF/\mu m^2$  capacitance density.

Fig. 15 shows the variation of  $\alpha$  as a function of CET or 1/C. We note that the effect of  $\beta$  can be cancelled by the circuit design [17]. An exponential decrease of  $\alpha$  with increasing CET or 1/C is observed for all the  $Ta_2O_5$ ,  $HfO_2$ , Tb-doped  $HfO_2$  and Ir/TiTaO/TaN capacitors [2], [7]-[8]. This may be due to the trap-related leakage current

that has the exponential dependence with CET [6].

The TiTaO has the lowest  $\alpha$  than  $\text{HfO}_2$  and  $\text{Ta}_2\text{O}_5$  devices [19]-[21] at the same  $1/C$ . This is due to the high- $\kappa$  value of 45 which exceeds the  $\kappa \sim 22-25$  values for  $\text{HfO}_2$  and  $\text{Ta}_2\text{O}_5$ . We note that the exponential decrease with increasing  $1/C$  is important when designing capacitors to meet different requirements.

Fig. 16 shows the energy band diagram of MIM device. Very high  $\kappa$  TiTaO and high  $\phi_B$  of Ir compared with TaN are used to achieve low leakage current and high capacitance density.






Fig. 4-1 The cross-sectional TEM image of  $28 \text{ fF/mm}^2$  TiTaO with 1.2nm capacitance-equivalent thickness (CET).




Fig. 4-2 (A)  $\text{TiO}_2$  after annealing at  $400^\circ\text{C}$  in  $\text{O}_2$  for 10 min.  
(B)  $\text{TiO}_2$  after annealing at  $400^\circ\text{C}$  in  $\text{O}_2$  for 10 min and  $\text{N}_2$  ambient for 30min.




Fig. 4-3 (C) TiTaO after annealing at  $400^\circ\text{C}$  in  $\text{O}_2$  for 10 min.

(D) TiTaO after annealing at  $400^\circ\text{C}$  in  $\text{O}_2$  for 10 min and  $\text{N}_2$  ambient for 30 min.




Fig. 4-4 The C-V characteristics. High capacitance density of  $10.3 \text{ fF}/\mu\text{m}^2$

is measured.




Fig. 4-5 The C-V characteristics. High capacitance density of  $14.3 \text{ fF}/\mu\text{m}^2$  is measured.




Fig. 4-6 The C-V characteristics. High capacitance density of 23 fF/μm<sup>2</sup> is measured.




Fig. 4-7 The C-V characteristics. High capacitance density of  $28 \text{ fF}/\mu\text{m}^2$  is measured.




Fig. 4-8 The J-V characteristics of Al/TiTaO/TaN and Ir/TiTaO/TaN MIM capacitors with  $23\text{ fF}/\mu\text{m}^2$  and 1.5 nm CET.




Fig. 4-9 The J-V characteristics of Al/TaTiO/TaN and Ir/TaTiO/TaN MIM capacitors with 28 fF/μm<sup>2</sup> and 1.2 nm CET.




Fig. 4-10 The J-V characteristics of Al/TiTaO/TaN and Ir/TiTaO/TaN MIM capacitors with  $10.3 \text{ fF}/\mu\text{m}^2$  and 3.4 nm CET.




Fig. 4-11 The J-V characteristics of Al/TiTaO/TaN and Ir/TiTaO/TaN MIM capacitors with  $14.3 \text{ fF}/\mu\text{m}^2$  and 2.4 nm CET.




Fig. 4-12 The exponential relation of leakage current with capacitance density.




Fig. 4-13 The plots of  $\Delta C/C$  versus  $V$  for Al/TiTaO/TaN and Ir/TiTaO/TaN MIM capacitors of  $14.3 \text{ fF}/\mu\text{m}^2$ .




Fig. 4-14 The plots of  $\Delta C/C$  versus  $V$  for Al/TiTaO/TaN and Ir/TiTaO/TaN MIM capacitors of  $10.3 \text{ fF}/\mu\text{m}^2$ .




Fig. 4-15 The variation of  $\alpha$  as a function of CET or  $1/C$ .




Fig. 4-16 The energy band diagram of MIM device.

# Chapter 5

## Conclusions

### 5.1 Conclusions

Table 1 summarizes the comparison of TiTaO with other high- $\kappa$  dielectric capacitors. The high capacitance density, low VCC, low leakage current and simple single dielectric process are the merits using the novel high- $\kappa$  TiTaO dielectric.

By using the high- $\kappa$  TiTaO dielectric and a high work-function Ir electrode, we have exhibited a high performance Ir/TiTaO/TaN capacitor that meets the ITRS roadmap requirements for analog capacitors.



	ITRS @ 2018	Ta <sub>2</sub> O <sub>5</sub> [1]	Tb-HfO <sub>2</sub> [2]	HfO <sub>2</sub> [3]	Ir/TiTaO/TaN	
Capacitance Density (fF/μm <sup>2</sup> )	10	9.2	13.3	12.8	10.3	14.3
J (A/cm <sup>2</sup> )	—	2×10 <sup>-8</sup> (1.5V)	1×10 <sup>-7</sup> (2V)	8×10 <sup>-9</sup> (2V)	1.2×10 <sup>-8</sup> (2V)	2×10 <sup>-7</sup> (2V)
J/(C•V) (fA/[pF•V])	<7	14.5 @1.5V	38 @2V	2.9 @2V	5.8 @2V	—
α (ppm/V <sup>2</sup> ) β (ppm/V)	α<100	3580 2060	2667 332	1990 211	89 178	634 414

Table 5-1 Comparison of various high- $\kappa$  capacitors. All the requirements of the ITRS roadmap at 2018 are satisfied by the Ir/TiTaO/TaN capacitor.

# Reference

## Chapter 1

- [1.1] R. Dennard, F. H. Gaenslen, H. N. Yu, L. Rideout, E. Bassous, and A. R. LeBlanc, IEEE J. Solid State Circuits SC-9, pp. 256 , 1974.
- [1.2] D. J. Frank and Y. Taur, Solid-State Electron. 46, pp. 315-320, 2002.
- [1.3] H.-S. P. Wong, IBM J. Res. Dev. 46, pp.133-168, 2002.
- [1.4] D. J. Frank, R. Dennard, E. Nowak, P. Solomon, Y. Taur, and H.-S. Wong, Proc. IEEE 89, pp. 259-288, 2001.
- [1.5] C. Fenouillet-Beranger, T. Skotnicki, S. Monfray, N. Carriere, and F. Boeuf, Solid-State Elec. Vol. 48, pp. 961-967, 2004.
- [1.6] D. J. Frank, S. E. Laux, and M. V. Fischetti, IEDM Tech. Dig., pp. 553-556, 1992.
- [1.7] T. Sekigawa and Y. Hayashi, Solid-State Elec. 27, pp. 827-828, 1984.
- [1.8] X. Huang et al., IEDM Tech. Dig., pp. 67-70, 1999.
- [1.9] M. V. Fischetti, D. A. Neumayer and E. A. Cartier, J. Appl. Phys. 90, pp. 4587-4608, 2001.
- [1.10] H. Hu, S.-J. Ding, H. F. Lim, C. Zhu, M. F. Li, S. J. Kim, X. F. Yu, J.H. Chen, Y. F. Yong, B. J. Cho, D. S. H. Chan, S. C. Rustagi, M. B. Yu, C. H. Tung, A. Du, D. My, P. D. Foo, A. Chin, and D.-L. Kwong, “High performance ALD  $\text{HfO}_2 - \text{Al}_2\text{O}_3$  laminate MIM capacitors for RF and mixed signal IC applications”, *IEDM Tech. Dig.*, pp. 379–382, 2003.
- [1.11] T. Ishikawa, D. Kodama, Y. Matsui, M. Hiratani, T. Furusawa, and D. Hisamoto, “High-capacitance Cu/Ta O Cu MIM structure for SoC applications featuring a single-mask add-on process”, *IEDM Tech. Dig.*, pp. 940–942, 2002.

[1.12] Y. L. Tu, H. L. Lin, L. L. Chao, D. Wu, C. S. Tsai, C. Wang, C. F. Huang, C. H. Lin, and J. Sun, “Characterization and comparison of high- $\kappa$  metal–insulator–metal (MiM) capacitors in 0.13  $\mu\text{m}$  Cu BEOL for mixed-mode and RF applications”, *Symp. VLSI Tech. Dig.*, pp. 79–80, 2003.

[1.13] “International Technology Roadmap for Semiconductors,” Semiconductor Industry Assoc., 2001.

[1.14] Y. L. Tu, H. L. Lin, L. L. Chao, D. Wu, C. S. Tsai, C. Wang, C. F. Huang, C. H. Lin, and J. Sun, “Characterization and comparison of high- $\kappa$  metal–insulator–metal (MIM) capacitors in 0.13  $\mu\text{m}$  Cu BEOL for mixed-mode and RF applications”, *Symp. VLSI Tech. Dig.*, pp. 79–80, 2003.

[1.15] H. Hu, S.-J. Ding, H. F. Lim, C. Zhu, M. F. Li, S. J. Kim, X. F. Yu, J. H. Chen, Y. F. Yong, B. J. Cho, D. S. H. Chan, S. C. Rustagi, M. B. Yu, C. H. Tung, A. Du, D. My, P. D. Foo, A. Chin, and D.-L. Kwong, “High performance ALD  $\text{HfO}_2$ – $\text{Al}_2\text{O}_3$  laminate MIM capacitors for RF and mixed signal IC applications”, *IEDM Tech. Dig.*, pp. 379–382, 2003.

[1.16] H. Hu, C. Zhu, X. Yu, A. Chin, M. F. Li, B. J. Cho, D.-L. Kwong, P. D. Foo, M. B. Yu, X. Liu, and J. Winkler, “MIM capacitors using atomic-layer-deposited high- $\kappa$  ( $\text{HfO}_2$ )<sub>1-x</sub> ( $\text{Al}_2\text{O}_3$ )<sub>x</sub> dielectrics”, *IEEE Electron Device Lett.*, vol. 24, pp. 60–62, Feb. 2003.

[1.17] T. Ishikawa, D. Kodama, Y. Matsui, M. Hiratani, T. Furusawa, and D. Hisamoto, “High-capacitance Cu/Ta O Cu MIM structure for SoC applications featuring a single-mask add-on process”, *IEDM Tech. Dig.*, pp. 940–942, 2002.

[1.18] P. Zurcher, P. Alluri, P. Chu, P. Duvallet, C. Happ, R. Henderson, J. Mendonca, M. Kim, M. Petras, M. Raymond, T. Remmel, D. Roberts, B. Steimle, J. Stipanuk, S. Straub, T. Sparks, M. Tarabbia, H. Thibieroz, and M. Miller, “Integration of thin film MIM capacitors and resistors into copper metallization

based RF-CMOS and BiCMOS technologies” *IEDM Tech. Dig.*, pp. 153–156, 2000.

[1.19] M. Armacost, A. Augustin, P. Felsner, Y. Feng, G. Friese, J. Heidenreich, G. Hueckel, O. Prigge, and K. Stein, “A high reliability metal insulator metal capacitor for 0.18- $\mu$ m copper technology” *IEDM Tech. Dig.*, pp. 157–160, 2000.

[1.20] J. A. Babcock, S. G. Balster, A. Pinto, C. Dirnecker, P. Steinmann, R. Jumpertz, and B. El-Kareh, “Analog characteristics of metal–insulator–metal capacitors using PECVD nitride dielectrics”, *IEEE Electron Device Lett.*, vol. 22, pp. 230–232, May 2001.

[1.21] N. Yanagiya, et al, “65nm CMOS Technology(CMOS5) with high density embedded memories for broadband microprocessor applications”, *IEDM2002*, p57-60, 2002.

[1.22] K. Aurangzeb, et al, “A ISOMHz Graphics Rendering Processor with 256 Mb Embedded DRAM”, *ISSCC2001*, p150-151, 2001.



## Chapter 2

[2.1] J. A. Babcock, S. G. Balster, A. Pinto, C. Dirnecker, P. Steinmann, R. Jumpertz, and B. El-Kareh, “Analog characteristics of metal-insulatormetal capacitors using PECVD nitride dielectrics”, *IEEE Electron Device Lett.*, vol. 22, pp. 230–232, May 2001.

[2.2] C.-M. Hung, Y.-C. Ho, I.-C. Wu, and K. O, “High-Q capacitors implemented in a CMOS process for low-power wireless applications”, *IEEE MTT-S Int. Microwave Symp.*, pp. 505–511, 1998.

[2.3] S. J. Lee, H. F. Luan, C. H. Lee, T. S. Jeon, W. P. Bai, Y. Senzaki, D. Roberts, and D. L. Kwong, “Performance and reliability of ultra thin CVD  $\text{HfO}_2$  gate dielectrics with dual poly-Si gate electrodes”, *Proc. Symp. VLSI Technology*, pp. 133–134, 2001.

[2.4] L. Kang, Y. Jeon, K. Onishi, B. H. Lee, W.-J. Qi, R. Nieh, S. Gopalan, and J. C. Lee, “Single-layer thin  $\text{HfO}_2$  gate dielectric with n+-polysilicon gate”, *Proc. Symp. VLSI Technology*, pp. 44–45, 2000.

[2.5] A. Chin, C. C. Liao, C. H. Lu, W. J. Chen, and C. Tsai, “Device and reliability of high- $\kappa$   $\text{Al}_2\text{O}_3$  gate dielectric with good mobility and low D”, *Proc. Symp. VLSI Technology*, pp. 133–134, 1999.

[2.6] M. Y. Yang, S. B. Chen, A. Chin, C. L. Sun, B. C. Lan, and S. Y. Chen, “One-transistor PZT/  $\text{Al}_2\text{O}_3$ , SBT/  $\text{Al}_2\text{O}_3$  and BLT/  $\text{Al}_2\text{O}_3$  stacked gate memory”, *IEDM Tech. Dig.*, pp. 795–798, 2001.

[2.7] H. Hu, C. Zhu, X. Yu, A. Chin, M. F. Li, B. J. Cho, and D. L. Kwong, “MIM capacitors using atomic-layer-deposited high- $\kappa$   $(\text{HfO}_2)_{1-x}(\text{Al}_2\text{O}_3)_x$  dielectrics”, *IEEE Electron Device Lett.*, vol. 24, pp. 60–62, Feb. 2003.

[2.8] H. Hu, C. Zhu, Y. F. Lu, M. F. Li, B. J. Cho, and W. K. Choi, “A higher performance MIM capacitors using  $\text{HfO}_2$  dielectrics”, *IEEE Electron Device*

*Lett.*, vol. 23, pp. 514–516, Sept. 2002.

[2.9] S. B. Chen, J. H. Chou, A. Chin, J. C. Hsieh, and J. Liu, “High density MIM capacitors using  $\text{Al}_2\text{O}_3$  and  $\text{AlTiO}_x$  dielectrics”, *IEEE Electron Device Lett.*, vol. 23, pp. 185–187, Apr. 2002.

[2.10] S. B. Chen, J. H. Chou, K. T. Chan, A. Chin, J. C. Hsieh, and J. Liu, “Frequency-dependent capacitance reduction in high- $\kappa$   $\text{AlTaO}_x$  and  $\text{Al}_2\text{O}_3$  gate dielectrics from IF to RF frequency range”, *IEEE Electron Device Lett.*, vol. 23, pp. 203–205, Apr. 2002.

[2.11] S. B. Chen, J. H. Chou, A. Chin, J. C. Hsieh, and J. Liu, “RF MIM capacitors using high- $\kappa$   $\text{Al}_2\text{O}_3$  and  $\text{AlTaO}_x$  dielectrics”, *IEEE MTT-S Int. Microwave Symp.*, vol. 1, pp. 201–204, 2002.

[2.12] A. Kar-Roy, C. Hu, M. Racanelli, C. A. Compton, P. Kempf, G. Jolly, P. N. Sherman, J. Zheng, Z. Zhang, and A. Yin, “High density metal insulator metal capacitors using PECVD nitride for mixed signal and RF circuits”, *Proc. ITC*, pp. 245–247, 1999.

[2.13] T. Remmel, R. Ramprasad, and J. Walls, “Leakage behavior and reliability assessment of tantalum oxide dielectric MIM capacitors”, *Proc. Int. Rel. Phys. Symp.*, pp. 277–281, 2003.

[2.14] S. J. Kim, B. J. Cho, M. F. Li, C. Zhu, A. Chin, and D.-L. Kwong, “ $\text{HfO}_2$  and lanthanide-doped  $\text{HfO}_2$  MIM capacitors for RF/mixed IC applications”, *Symp. VLSI Tech. Dig.*, pp. 77–78, 2003.

[2.15] X. Yu, C. Zhu, H. Hu, A. Chin, M. F. Li, B. J. Cho, D.-L. Kwong, P. D. Foo, and M. B. Yu, “A high-density MIM capacitor ( $13 \text{ fF}/\mu\text{m}^2$ ) using ALD  $\text{HfO}_2$  dielectrics”, *IEEE Electron Device Lett.*, vol. 24, pp. 63–65, Feb. 2003.

[2.16] H. Hu, C. Zhu, Y. F. Lu, M. F. Li, B. J. Cho, and W. K. Choi, “A

high-performance MIM capacitor using  $\text{HfO}_2$  dielectrics”, *IEEE Electron Device Lett.*, vol. 23, pp. 514–516, Sept. 2002.

[2.17] M. Y. Yang, C. H. Huang, A. Chin, C. Zhu, M. F. Li, and D.-L. Kwong, “High-density MIM capacitors using  $\text{AlTaO}_x$  dielectrics”, *IEEE Electron Device Lett.*, vol. 24, pp. 306–308, May 2003.

[2.18] H. Hu, C. Zhu, X. Yu, A. Chin, M. F. Li, B. J. Cho, D.-L. Kwong, P. D. Foo, M. B. Yu, X. Liu, and J. Winkler, “MIM capacitors using atomic-layer-deposited high- $\kappa$   $(\text{HfO}_2)_{1-x}(\text{Al}_2\text{O}_3)_x$  dielectrics”, *IEEE Electron Device Lett.*, vol. 24, pp. 60–62, Feb. 2003.

[2.19] Y. L. Tu, H. L. Lin, L. L. Chao, D. Wu, C. S. Tsai, C. Wang, C. F. Huang, C. H. Lin, and J. Sun, “Characterization and comparison of high- $\kappa$  metal-insulator-metal (MIM) capacitors in  $0.13\text{ }\mu\text{m}$  Cu BEOL for mixed-mode and RF applications”, *Symp. VLSI Tech. Dig.*, pp. 79–80, 2003.

[2.20] S. B. Chen, C. H. Lai, A. Chin, J. C. Hsieh, and J. Liu, “High-density MIM capacitors using  $\text{Al}_2\text{O}_3$  and  $\text{AlTiO}_x$  dielectrics”, *IEEE Electron Device Lett.*, vol. 23, pp. 185–187, Apr. 2002.

[2.21] T. Ishikawa, D. Kodama, Y. Matsui, M. Hiratani, T. Furusawa, and D. Hisamoto, “High-capacitance Cu/Ta O /Cu MIM structure for SoC applications featuring a single-mask add-on process”, in *IEDM Tech. Dig.*, pp. 940–942, 2002.

## Chapter 3

[3.1] D. S. Yu, *et al.*, *IEDM Tech. Dig.*, p. 181, 2004.

[3.2] K.C. Chiang, *et al.*, Digest 2005 VLSI Technology Symposium, p. 62, 2005.

## Chapter 4

[4.1] C. H. Ng, K. W. Chew, J. X. Li, T. T. Tioa, L. N. Goh, and S. F. Chu, "Characterization and comparison of two metal-insulator-metal capacitor schemes in 0.13  $\mu\text{m}$  copper dual damascene metallization process for mixed-mode and RF application", *IEDM Tech. Dig.*, pp.241-244, 2002.

[4.2] T. Ishikawa, D. Kodama, Y. Matsui, M. Hiratani, T. Furusawa, and D. Hisamoto, "High-capacitance Cu/Ta<sub>2</sub>O<sub>5</sub>/Cu MIM structure for SoC applications featuring a single-mask add-on process", *IEDM Tech. Dig.*, p. 940-942, 2002.

[4.3] J. A. Babcock, S. G. Balster, A. Pinto, C. Dirnecker, P. Steinmann, R. Jumperz, and B. El-Kareh, "Analog characteristics of metal-insulator-metal capacitors using PECVD nitride dielectrics", *IEEE Electron Device Lett.*, vol. 22, pp. 230-232, May 2001.

[4.4] M. Armacost, A. Augustin, P. Felsner, Y. Feng, G. Friese, J. Heidenreich, G. Hueckel, O. Prigge, and K. Stein, "A high reliability metal insulator metal capacitor for 0.18  $\mu\text{m}$  copper technology", *IEDM Tech. Dig.*, pp. 157-160, 2000.

[4.5] L. Y. Tu, H. L. Lin, L. L. Chao, D. Wu, C. S. Tsai, C. Wang, C. F. Huang, C. H. Lin, and J. Sun, "Characterization and comparison of high- $\kappa$  metal-insulator-metal (MIM) capacitors in 0.13  $\mu\text{m}$  Cu BEOL for mixed-mode and RF applications", *Symp. VLSI Tech. Dig.*, pp. 79-80, 2003.

[4.6] C. Zhu, H. Hu, X. F. Yu, S. J. Kim, A. Chin, M. F. Li, B. J. Cho, and D.-L. Kwong, "Voltage and temperature dependence of capacitance of high- $\kappa$  HfO<sub>2</sub> MIM capacitors: an unified understanding and prediction", *IEDM Tech. Dig.*, pp. 379-382, 2003.

[4.7] H. Hu, S. J. Ding, H. F. Lim, C. Zhu, M. F. Li, S. J. Kim, X. F. Yu, J. H. Chen, Y. F. Yong, B. J. Cho, D. S. H. Chan, S. C. Rustagi, M. B. Yu, C. H. Tung, A. Du, D. My, P. D. Foo, A. Chin, and D.-L. Kwong, "High performance ALD HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub>

laminate MIM capacitors for RF and mixed signal IC applications”, *IEDM Tech. Dig.*, pp. 879-882, 2003.

[4.8] S. J. Kim, B. J. Cho, M.-F. Li, C. Zhu, A. Chin, and D. L. Kwong, “HfO<sub>2</sub> and Lanthanide-doped HfO<sub>2</sub> MIM capacitors for RF/mixed IC applications”, *Symp. on VLSI Tech. Dig.*, pp. 77-78, 2003.

[4.9] S. J. Kim, B. J. Cho, S. J. Ding, M.-F. Li, M. B. Yu, C. Zhu, A. Chin, and D.-L. Kwong, “Engineering of voltage nonlinearity in high- $\kappa$  MIM capacitor for analog/mixed-Signal ICs”, *Symp. on VLSI Tech. Dig.*, pp. 218-219, 2004.

[4.10] M.Y. Yang, C. H. Huang, A. Chin, C. Zhu, M. F. Li, and D. L. Kwong, “High Density MIM Capacitors Using AlTaO<sub>x</sub> Dielectrics”, *IEEE Electron Device Lett.* vol. 24, pp. 306-308, May 2003.

[4.11] C. H. Huang, M.Y. Yang, A. Chin, C. X. Zhu, M. F. Li, and D. L. Kwong, “High density RF MIM capacitors using high- $\kappa$  AlTaO<sub>x</sub> dielectrics”, *IEEE MTT-S Int. Microwave Symp. Dig.*, vol. 1, pp. 507-510, 2003.

[4.12] M.Y. Yang, C.H. Huang, A. Chin, C. Zhu, B.J. Cho, M.F. Li, and D. L. Kwong, “Very high density RF MIM capacitors (17fF/ $\mu$ m<sup>2</sup>) using high- $\kappa$  Al<sub>2</sub>O<sub>3</sub> doped Ta<sub>2</sub>O<sub>5</sub> dielectrics”, *IEEE Microwave & Wireless Comp. Lett.*, vol. 13, pp. 431-433, Oct. 2003.

[4.13] S. B. Chen, J. H. Lai, K. T. Chan, A. Chin, J. C. Hsieh, and J. Liu, “Frequency-dependent capacitance reduction in high- $\kappa$  AlTiO<sub>x</sub> and Al<sub>2</sub>O<sub>3</sub> gate dielectrics from IF to RF frequency range”, *IEEE Electron Device Lett.*, vol. 23, pp. 203-205, April 2002.

[4.14] S. B. Chen, J. H. Lai, A. Chin, J. C. Hsieh, and J. Liu, “High Density MIM Capacitors Using Al<sub>2</sub>O<sub>3</sub> and AlTiO<sub>x</sub> Dielectrics”, *IEEE Electron Device Lett.*, pp. 185-188, April 2002.

[4.15] S. B. Chen, C. H. Lai, A. Chin, J. C. Hsieh, and J. Liu, “RF MIM Capacitors

Using High- $\kappa$   $\text{Al}_2\text{O}_3$  and  $\text{AlTiO}_x$  Dielectrics”, *IEEE MTT-S Int. Microwave Symp. Dig.*, vol. 1, pp. 201-204, 2002.

- [4.16] K. C. Chiang, C. H. Lai, Albert Chin, H. L. Kao and S. P. McAlister, and C. C. Chi, “Very High Density RF MIM Capacitor Compatible with VLSI”, *IEEE MTT-S Int. Microwave Symp. Dig.*, June 12-17, 2005.
- [4.17] The International Technology Roadmap for Semiconductors: Semicond. Ind. Assoc., 2003.
- [4.18] K.C. Chiang, *et al.*, Digest 2005 VLSI Technology Symposium, p. 62, 2005.
- [4.19] S. J. Kim, *et al*, *Symp. On VLSI Tech. Dig.*, p. 77, 2003.
- [4.20] H. Hu, *et al*, *IEDM Tech. Dig.*, p. 379, 2003.
- [4.21] T. Ishikawa, *et al*, *IEDM Tech. Dig.*, p. 940, 2002.



## Chapter 5

- [5.1] T. Ishikawa, D. Kodama, Y. Matsui, M. Hiratani, T. Furusawa, and D. Hisamoto, "High-capacitance Cu/Ta<sub>2</sub>O<sub>5</sub>/Cu MIM structure for SoC applications featuring a single-mask add-on process", *IEDM Tech. Dig.*, pp. 940-942., 2002.
- [5.2] S. J. Kim, B. J. Cho, M.-F. Li, C. Zhu, A. Chin, and D. L. Kwong, "HfO<sub>2</sub> and Lanthanide-doped HfO<sub>2</sub> MIM capacitors for RF/mixed IC applications", *Symp. on VLSI Tech. Dig.*, pp. 77-78, 2003.
- [5.3] H. Hu, S. J. Ding, H. F. Lim, C. Zhu, M. F. Li, S. J. Kim, X. F. Yu, J. H. Chen, Y. F. Yong, B. J. Cho, D. S. H. Chan, S. C. Rustagi, M. B. Yu, C. H. Tung, A. Du, D. My, P. D. Foo, A. Chin, and D.-L. Kwong, "High performance ALD HfO<sub>2</sub> Al<sub>2</sub>O<sub>3</sub> laminate MIM capacitors for RF and mixed signal IC applications", *IEDM Tech. Dig.*, pp. 879-882, 2003.



# Vita

姓名：簡俊全

性別：男

出生年月日：民國 71 年 4 月 7 日

籍貫：臺灣省桃園縣

學歷：桃園市立桃園高級中學

(86 年 9 月~89 年 7 月)

國立中山大學電機工程學系

(89 年 9 月~94 年 7 月)



國立交通大學電子工程研究所碩士班

(94 年 9 月~96 年 7 月)

論文題目：

高介電常數介電質於金屬-絕緣層-金屬電容之電性研究

Study on Electrical Characteristics of High- $\kappa$  Metal-Insulator-Metal  
Capacitors