

# 國立交通大學

電子工程學系 電子研究所碩士班

## 碩士論文

二氧化鈺與氧化鋁鈺之堆疊式閘極在  
金氧半場效電晶體上的特性研究



**Investigation of HfO<sub>2</sub>/SiON and HfAlO/SiON  
gate stack on the Characteristics of MOSFETs**

研究生：邱大峰

指導教授：葉清發 博士

羅正忠 博士

中華民國九十六年六月

二氧化鈣與氧化鋁鈣之堆疊式閘極在  
金氧半場效電晶體上的特性研究

**Investigation of HfO<sub>2</sub>/SiON and HfAlO/SiON  
gate stack on the Characteristics of MOSFETs**

研究生：邱大峰

Postgraduate：Da-Feng Chiou

指導教授：葉清發 博士

Advisor：Dr. Ching-Fa Yeh

羅正忠 博士

Dr. Jen-Chung Lou

國立交通大學  
電子工程學系 電子研究所碩士班  
碩士論文

A Thesis

Submitted to Department of Electronics Engineering  
& Institute of Electronics Engineering and Computer Science

National Chiao-Tung University

in partial Fulfillment of the Requirements

for the Degree of Master of Science

in

Electronics Engineering

June 2007

Hsinchu, Taiwan, Republic of China

中華民國九十六年六月

# 二氧化鉛與氧化鋁鉛堆疊式閘極 在金氧半場效電晶體上的特性研究

研究生：邱大峰

指導教授：葉清發 博士  
羅正忠 博士

國立交通大學 電子工程學系 電子工程所

## 摘要

隨著金氧半場效電晶體尺寸的微縮，傳統的閘極介電質-二氧化矽-厚度微縮到 1 到 1.5 奈米時，大量的漏電流將會從介電層直接穿遂過去，嚴重傷害到電晶體的可靠度與特性，因此利用高介電常數介電質來取代傳統的二氧化矽是勢在必行的。因為高介電常數介電質在與二氧化矽相等的等效厚度下，有較厚的實際介電層，故可以抵擋大量的直接穿遂電流。然而，在高介電常數的介電質中所產生的遷移率衰減與臨界電壓的不穩定都是其主要的存在問題。所以提昇驅動電流大小並且了解高電藉常數介電質導致的可靠度下降問題都是本研究主要的探討重點。

本論文首先探討氧化鋁鉛應用在堆疊式閘極N型金氧半場效電晶體下的特性。經由電壓-電流與電壓-電容等圖來萃取此高介常數介電質的等效厚度。另一部分，實驗中使用電漿增強式化學氣相沉積之氮化矽層，沉積在二氧化鉛與氧化鋁鉛的金氧半場效電晶體上，利用較厚的氮化矽厚度會產生較大的伸張應力現象發現N型金氧半場效電晶體之驅動電流隨著氮化矽厚度增加而增大。接著，我們

也探討，二氧化鉛高介電常數介電質材料具伸張應變通道的金氧半場效電晶體，其定電壓應力的可靠度特性分析以及偏壓變溫不穩定特性(BTI)。發現雖然較厚的氮化矽厚度可以提升N型金氧半場效電晶體的驅動電流，但定電壓應力、偏壓變溫不穩定特性卻在覆蓋較厚的氮化矽之電晶體下更為嚴重。特別是在高溫條件下，氮化矽層造成的區域應力導致較多的介面狀態產生，這可能是由於通道內的應能量造成大量矽氫鍵結斷裂。



# Investigation of HfO<sub>2</sub>/SiON and HfAlO/SiON gate stack on the Characteristics of MOSFETs

Postgraduate : Da-Feng Chiou

Advisors : Dr. Chin-Fa Yeh  
Dr. Jen-Chung Lou

Department of Electronics Engineering & Institute of Electronics


National Chiao Tung University

## Abstract

As the conventional SiO<sub>2</sub>-based gate insulator scales down to 1.0nm~1.5nm, a large direct tunneling current generates through ultra-thin oxide which cause a serious degradation in reliability and performance of device. Utilizing high-k dielectric to replace SiO<sub>2</sub>-based gate as an insulator to eliminate high leakage current is necessary due to its larger physical thickness under the same equivalent oxide thickness. However, mobility degradation and threshold voltage instability are the mainly concern. Therefore, enhance mobility while keeping low leakage current is our aim to realize. Beside, the reliability discussion for high-k dielectric needs to be understood.

In this thesis, the electrical characteristics of HfAlO/SiON gate stack of nMOSFET is discussed first. We extract the equivalent oxide thickness of HfAlO by capacitance-voltage curve and we carried out with capping SiN layer on HfAlO/SiON and HfAlO/SiON gate stack. The SiN film deposited by PECVD is used to induce

tensile strain locally in the channel region. Driving currents on nMOSFETs devices are enhanced as the thickness of SiN layer increases due to increasing tensile strain in the channel region. Constant voltage stress (CVS) and bias temperature (BTI) characteristics of nMOSFET with tensile strain in the channel region are also discussed. We can find that the nMOSFETs devices with thickened SiN capping layer enhances drive current, the reliability concerns on CVS and BTI become huger when thickened SiN capping layer deposited. More interface states are generated in high CVS of nMOSFET with thickened SiN capping layer. This expresses that a higher amount of hydrogen incorporated during SiN capping layer deposition as well as the high strain energy stored in the channel.



## 致謝

在兩年的碩士生涯中，首先要感謝我的指導教授羅正忠博士和葉清發博士，由於兩位老師在研究上給予我細心的指導及教誨，讓我在學術及研究上都有莫大的收穫。更感謝兩位老師在生活上及待人處世方面給我的幫助及啟發，讓我受益良多並且更加成長，在這裡對兩位老師至是內心最誠摯的敬意與謝意。

此外，我要感謝我的女朋友湘淇因為有她在我背後默默支持，讓我在實驗遇到困難及失敗時給我信心及鼓勵，讓我得以順利地完成畢業論文，也讓我碩士的兩年生活更加的多采多姿。還有陳世璋、湯尼伯、陳永裕、紀伯翰、傅文煜、林柏村……等諸位學長，給予我正確的研究方向並提供我實驗上的一切資源，在我實驗遇到瓶頸時，幫助我解決困難，特別要感謝永裕學長與博翰學長在口試前一天對我的指教，沒有你們我的論文是沒有辦法順利完成的。同時，也要感謝一起努力的實驗室同學們：正凱(最不為人師表的教師)、建宏(每天都有可口愛心晚餐可以吃)、宏仁(記憶體只有 1Kb 的葡萄腦)、信智(每次都愛逞強以及嘴硬)、智仁(不管大考小考都要走天涯)、德安(最佳七舍陽光宅男)、睿龍(一樣有愛心晚餐可以吃的潮州之光)……等，跟你們相處了兩年讓我學到不少如何在遇到實驗機台故障時的解決方法以及如何在沒經費的生活裡生存，跟你認識真的很高興，也要感謝元愷，幸福，佳樺，土豆，岳展，嘉宏，晨修等碩一學弟感謝你們的跑腿以及搞笑。還有很多幫助過我的人我在這裡一併的感謝你們，我會將你們銘記在心裡。另外我要感謝國家奈米元件實驗室與交大半導體中心提供良好的設

備與研究環境，讓我能順利的完成實驗。特別要感謝交大半導體中心的倪月珍小姐，很感謝倪姐在我碩二這一年的照顧。

最後我要感謝我的家人，我可愛的妹妹俞萍，有你幫爸媽忙我可以全心的努力研究，父親邱燕坤、母親詹桂蓮多年來辛苦的栽培與教導，提供我無憂無慮的求學環境，並給我最大的關懷與支持。在此我獻上內心最深的謝意：爸、媽，謝謝你們~~





# Contents

<i>Abstract (in Chinese)</i> .....	<i>I</i>
<i>Abstract (in English)</i> .....	<i>III</i>
<i>Acknowledgement (in Chinese)</i> .....	<i>V</i>
<i>Contents</i> .....	<i>VII</i>
<i>Table Captions</i> .....	<i>IX</i>
<i>Figure Captions</i> .....	<i>X</i>



## **Chapter 1 Introduction**

1-1 Background and Motivation.....	1
1-2 Organization of the Thesis.....	4

## **Chapter 2 Device fabrication and Measurement Setup**

2-1 Experimental.....	6.
2-2 Measurement Setup.....	8

## **Chapter 3 Electrical Characteristics of nMOSFETs with HfAlO/SiON gate stack**

3-1 Introduction.....	18
3-2 Brief Review of Strained Si.....	20
3-3 Electrical Characteristics of MOSFETs with different thickness of SiN capping layer.....	24
3-4 Summary.....	30

## **Chapter 4 Reliability of MOSFETs with HfO<sub>2</sub>/SiON**

4-1 Introduction.....	55
4-2 Brief Review of NBTI.....	57
4-3 Reliability of MOSFETs with different thickness of SiN capping layer.....	61
4-4 Summary.....	65

## ***Chapter 5 Conclusion and Future Work***

<i>5-1 Conclusion</i> .....	79
<i>5-2 Future Work</i> .....	81

### ***Table Captions***

Table 1-1 2005 International Technology Roadmap of Semiconductor (ITRS)

Table 1-2 Materials properties of high- $\kappa$  dielectrics, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub> and HfO<sub>2</sub>



## ***Figure Captions***

### ***Chapter 2***

- Fig 2-1 The process flow of nMOSFET device with HfO<sub>2</sub> and HfAlO gate stack
- Fig 2-2 The cross section of nMOSFET with HfO<sub>2</sub> and HfAlO gate stack
- Fig 2-3 Configuration of charge pumping measurement setup
- Fig 2-4 Configuration for (a) gate-to-substrate ( $C_{gb}$ ) (b) gate-to-channel ( $C_{gc}$ ) capacitance measurements
- Fig 2-5 Configuration of Carrier Separation measurement setup for nMOSFET
- Fig 2-6 Configuration of Carrier Separation measurement setup for pMOSFET
- Fig 2-7 Configuration of CVS (constant voltage stress) measurement setup

### ***Chapter 3***

- Fig 3-1 Definition of in- and out-of-plane direction
- Fig 3-2 Ellipsoids of constant electron energy in reciprocal (“k”) space (a) Unstrained Si (b) Strained Si ; (c) Strain splits the energy level as shown, removing the degeneracy between the  $\Delta_4$  and  $\Delta_2$
- Fig 3-3 Hole constant energy surfaces at 25meV obtained from six band kp calculations for common types of stresses : (a) unstressed, (b) longitudinal compression on (100) wafer (c) longitudinal compression on (110) wafer,

and (d) biaxial tension

Fig 3-4 Hole intervalley phonon scattering process. High stress and splitting larger than the optical phonon energy (60 meV) are required to suppress scattering.

Fig 3-5 Simplified schematic of valence band splitting of strained Si as a function of gate overdrive.

Fig 3-6 The C-V curve of the HfAlO gate stack nMOSFET

Fig 3-7 The EOT for HfAlO gate stack nMOSFET

Fig 3-8 The drain current versus to gate voltage with different SiN capping layer for HfAlO gate stack nMOSFET

Fig 3-9 The Transconductance of devices with different capping layers for HfAlO gate stack nMOSFET

Fig 3-10 The drain current versus to gate voltage with different SiN capping layer for HfAlO gate stack nMOSFET

Fig 3-11 The drain current versus to gate voltage with different SiN capping layer for HfO<sub>2</sub> gate stack pMOSFET

Fig 3-12 The transconductance of devices with different capping layers for HfO<sub>2</sub> gate stack pMOSFET

Fig 3-13 The drain current versus to different channel length for HfAlO gate stack

## nMOSFET

Fig 3-14 The maximum transconductance versus to different channel length for HfAlO gate stack nMOSFET

Fig 3-15 The drain current versus to different area for HfAlO gate stack nMOSFET

Fig 3-16 The subthreshold swing versus to different channel length for HfAlO gate stack nMOSFET

Fig 3-17  $V_{th}$  roll-off characteristics for HfAlO gate stack nMOSFET

Fig 3-18 Gate leakage current versus gate bias for fresh n-channel devices at room temperature

Fig 3-19 Charge pump current for HfAlO gate stack nMOSFET with different SiN thickness



Fig. 3.20 (a) In control devices, hydrogen species mainly locate at the interface to passivate the interface states. (b) In SiN-capping devices, a large amount of hydrogen species from the SiN layer diffuse to the gate oxide layer and the Si/HfAlO interface.

Fig 3-21 Carrier separation for HfAlO without SiN under (a) inversion (b) accumulation

Fig 3-22 Carrier separation for HfAlO with SiN 1000Å under (a) inversion (b) accumulation

Fig 3-23 Carrier separation for HfAlO with SiN 2000A under (a) inversion (b) accumulation

Fig 3-24 Carrier separation for HfAlO with SiN 3000A under (a) inversion (b) accumulation

Fig 3-25 n<sup>+</sup>-gated nMOSFET with HfAlO/SiON gate stack under inversion region (a) Band diagrams, and (b) Schematic illustration of carrier separation experiment.

Fig 3-26 n<sup>+</sup>-gated nMOSFET with HfAlO/SiON gate stack under accumulation region (a) Band diagrams, and (b) Schematic illustration of carrier separation experiment.




Fig 3-27 Gate leakage current versus gate bias without SiN for fresh n-channel devices at various temperatures

Fig 3-28 Gate leakage current versus gate bias with SiN 1000A for fresh n-channel devices at various temperatures

Fig 3-29 Gate leakage current versus gate bias with SiN 2000A for fresh n-channel devices at various temperatures

Fig 3-30 Gate leakage current versus gate bias with SiN 3000A for fresh n-channel devices at various temperatures

Fig 3-31 Conduction mechanism for source/drain current fitting under inversion region without SiN

Fig 3-32 Conduction mechanism for source/drain current fitting under inversion region with SiN 1000A

Fig 3-33 Conduction mechanism for source/drain current fitting under inversion region with SiN 2000A

Fig 3-34 Conduction mechanism for source/drain current fitting under inversion region with SiN 3000A

Fig 3-35 Conduction mechanism for substrate current fitting under inversion region without SiN




Fig 3-36 Conduction mechanism for substrate current fitting under inversion region with SiN 1000A

Fig 3-37 Conduction mechanism for substrate current fitting under inversion region with SiN 2000A

Fig 3-38 Conduction mechanism for substrate current fitting under inversion region with SiN 3000A

Fig 3-39 Energy band diagram for HfAlO/SiON gate stack to illustrate the conduction mechanism of Frenkel- Poole emission



Fig 3-40 The result of electron and hole trap with different SiN capping layer

## ***Chapter 4***

Fig 4-1 Bonding configuration at the surface of the (a) (111) Si surface and (b) (100) Si surface.

Fig 4-2 Band diagrams of the Si substrate of a p-channel MOS device (a) negative interface trap charge at flat-band and (b) positive interface trap charge at inversion

Fig 4-3 Band diagrams of the Si substrate of a n-channel MOS device (a) positive interface trap charge at flat-band and (b) negative interface trap charge at inversion.

Fig 4-4  $I_d$ - $V_g$  for HfO<sub>2</sub> nMOSFETs before and after stress 1000s with and without SiN capping layer at room temperature.

Fig 4-5 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfO<sub>2</sub> nMOSFETs without SiN.

Fig 4-6 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfO<sub>2</sub> nMOSFETs with SiN 1000A

Fig 4-7 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfO<sub>2</sub> nMOSFETs with SiN 2000A

Fig 4-8 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfO<sub>2</sub>

nMOSFETs with SiN 3000A

Fig 4-9 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO  
nMOSFETs without SiN capping layer under various temperature

Fig 4-10 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO  
nMOSFETs with SiN 1000A capping layer under various temperature

Fig 4-11 Threshold voltage shift ( $\Delta V_{th}$ ) of HfO<sub>2</sub> nMOS as a function of stress time  
which compares without SiN and with SiN 3000A under CVS 1.5V and  
CVS 2.5V

Fig 4-12 Gm\_max degradation rate for HfO<sub>2</sub> nMOS with different SiN thickness after  
CVS 1000 sec




Fig 4-13 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO  
nMOSFETs without SiN

Fig 4-14 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO  
nMOSFETs without SiN capping layer under various temperature

Fig 4-15 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO  
nMOSFETs with SiN 1000A

Fig 4-16 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO  
nMOSFETs with SiN 1000A capping layer under various temperature

Fig 4-17 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO

nMOSFETs with SiN 2000A

Fig 4-18 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO

nMOSFETs with SiN 2000A capping layer under various temperature

Fig 4-19 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO

nMOSFETs with SiN 3000A

Fig 4-20 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO

nMOSFETs with SiN 3000A capping layer under various temperature

Fig 4-21 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO


nMOSFETs with different SiN capping layer under CVS 2V at 25°C

Fig 4-22 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO

nMOSFETs with different SiN capping layer under CVS 2V at 12

Fig 4-23 Gm\_max degradation rate for HfAlO nMOSFETs with different SiN

thickness after CVS 1000 sec



# *Chapter 1*

## *Introduction*

### *1.1 Backgrounds and Motivation*


According to the international technology roadmap of semiconductor (ITRS) (Table 1-1), the metal oxide semiconductor field effect transistors (MOSFET) of high density integration circuit and high performance, device geometry such as channel length and thickness of gate dielectric would be reduced. However, as the conventional gate dielectric scales down to 1.0nm~1.5nm, the viability of SiO<sub>2</sub> will face several challenges like a large leakage current occurs through the ultra-thin oxide by direct tunneling mechanism [1]. This phenomenon increases standby power consumption and loss of inversion charge which degrade the reliability and performance of device seriously. In order to suppress the leakage current and maintain excellent performance of device, replace the conventional SiO<sub>2</sub>-based dielectric by high-k dielectric as a gate insulator is necessary. High-k dielectric can efficiently reduce direct tunneling current through the oxide efficiently due to its high dielectric constant. At same equivalent oxide thickness (EOT) high-k dielectric has thicker physical thickness. Therefore, high-k dielectric is being pursued as possible

replacement for SiO<sub>2</sub>.

Several high-k dielectrics are investigated in the literature, among these high-k dielectrics, Hafnium oxide (HfO<sub>2</sub>) is the most promising candidate due to its high permittivity ( $k \sim 20$  for HfO<sub>2</sub>) as compared to Al<sub>2</sub>O<sub>3</sub> and Si<sub>3</sub>N<sub>4</sub>, high thermodynamic stability on silicon (47.6Kcal/mol at 727°C) as compared to TiO<sub>2</sub> and Ta<sub>2</sub>O<sub>5</sub> and its relatively high band gap (~5.8ev) among its high-k contender, appropriate barrier height for both electrons and holes (>1ev), and compatible with poly-silicon gate process. However, Hafnium oxide also has some challenge such as trapping in the bulk dielectric and interfacial layer between high-k and Si-sub which cause mobility degradation and threshold voltage instability especially in its quite low crystallize temperature (< 500 °C) [2-5], which restricts to the thermal budget after the post deposition anneal (PDA) and brings about the leakage current and non-uniformity associated with grain boundaries. By contrast, Al<sub>2</sub>O<sub>3</sub> dielectric is an extremely promising selection on terms of its chemical, thermal stability as well as its high barrier offset and band gap (barrier height of electron and hole are 2.9ev and 4.3ev, band gap about 8.3ev) (Table1-2). In order to gain high dielectric constant and thermal stability, we avoid the low crystallize temperature by adding Al to HfO<sub>2</sub>. It can be seen that the crystallize temperature increase between 500 and 600 °C for 6.8% Al containing, which is about 200°C higher than without Al. If the Al concentration

is increased further to about 31.7%, the depending crystallize temperature will increase between 800 ~ 900 °C, which is about 400 °C higher than HfO<sub>2</sub> without Al [5].

Besides, enhanced turn-on current by tensile stress in nMOSFET is investigated. [6] The uniaxial strain was induced by depositing SiN capping layer on HfO<sub>2</sub>/SiON and HfAlO/SiON gate stack nMOSFET device and the magnitude of driving current is proportion to the thickness of SiN capping layer. However, the reliability concern such as negative bias temperature instability (NBTI) becomes worsened as compared to thinner SiN capping layer. In this study, we analyses the characteristic and performance of the nMOSFET device with HfAlO/SiON gate stacking structure, the reliability concerns such as BTI was also discussed.



## ***1.2 Organization of This Thesis***

In this thesis, we discuss methodically the HfO<sub>2</sub>/SiON and HfAlO/SiON gate stacking structure in terms of five chapters.

In chapter 1, we show the background and motivation respectively and the characteristics of high-k dielectric.

In chapter 2, we explain the process flow of MOSFET device about the HfO<sub>2</sub>/SiON and HfAlO/SiON gate stacking structure and illustrate the method of measurement techniques.

In chapter 3, after measurement we show some basic electrical characteristics about HfAlO with different thickness of SiN capping layer such as Id-Vg, Id-Vd, C-V, charge pumping...etc. By these data we can verify what type interfacial layer is and use carrier separation to obtain leakage current mechanism.

In chapter 4, we discuss the reliability issues with device that utilized HfO<sub>2</sub>/SiON dielectric. BTI (bias temperature instability) is also an important part of reliability issues.

In chapter 5, we summarize the important issues of this study. Some recommendations for future works are investigated.

Year of Production	2006	2007	2008	2009	2010	2011	2012
EOT(physical) for high-performance(nm)	1.1	1.1	1.0	1.0	0.9	0.65	0.9
Electrical thickness adjustment for gate depletion and inversion layer effects (nm)	0.74	0.74	0.7	0.7	0.7	0.27	0.25
Normal gate leakage current density limit(at 25oC)(A/cm2)	536	800	800	1180	1100	1560	2000

Table 1-1 2006 International Technology Roadmap of Semiconductor (ITRS)

	<b>High-κ Dielectrics</b>		
	<b>Al<sub>2</sub>O<sub>3</sub></b>	<b>ZrO<sub>2</sub></b>	<b>HfO<sub>2</sub></b>
<b>Bandgap (eV)</b>	8.3	5.82	6.02
<b>Barrier Height to Si (eV)</b>	2.9	1.5	1.6
<b>Dielectric Constant</b>	9	~ 25	~ 25
<b>Heat of Formation (Kcal/mol)</b>	399	261.9	271
<b>Δ G for Reduction (MO<sub>x</sub> + Si → M + SiO<sub>x</sub>)</b>	63.4	42.3	47.6
<b>Thermal expansion coefficient (10<sup>-6</sup> oK<sup>-1</sup>)</b>	6.7	7.01	5.3
<b>Lattice Constant (Å) (5.43 Å for Si)</b>	4.7- 5.2	5.1	5.11

Table 1-2 Materials properties of high- κ dielectrics, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub> and HfO<sub>2</sub>.




## *Chapter 2*

### *Device fabrication and Measurement Setup*

#### *2.1 Experimental Details*

In this section, we expound the process flow of the nMOSFET device fabrication systematically. Local oxidation of silicon (LOCOS) was applied for device isolation. The nMOSFET devices were fabricated on 6-inch p-type (100) Si wafer by conventional integration process. After LOCOS formation, before dielectric deposited, we dipped the dilute-HF about seven minutes to eliminate the native oxide that on the active area, then we avoided the contamination of organic element, particle and metal ion by standard RCA clean. At once, a thin interfacial layer of SiON was formed by oxide rapid thermal anneal (RTA) at 800°C in N<sub>2</sub>O ambient with 30 seconds and it was measured approximate 0.7 nm by ellipsometer analysis. This film can alleviate the interfacial layer growth and prevent the leakage current through the dielectric. And then the 30nms HfO<sub>2</sub> and HfAlO films were deposited by atomic layer deposition (ALD) immediately. In order to improve the dielectric film quality, following RTA at 600°C for HfO<sub>2</sub> and 700°C for HfAlO with 20 seconds in N<sub>2</sub> ambient is necessary. A 200nm poly-silicon was deposited on the dielectric by low pressure chemical vapor deposition (LPCVD) then the gate electrode

was defined by I-line stepper after I-line PR coating and etched by electron cyclotron resonance etcher (ECR). After removing sidewall polymer by SC-1 ( $\text{NH}_4\text{OH}:\text{H}_2\text{O}_2:\text{H}_2\text{O}=1:1:5$ ), S/D extension implant was done in order to avoid the hot carrier effect in the channel. A 200nm spacer formation was carried out by plasma enhance chemical vapor deposition (PECVD) then etched by TEL5000 system. Subsequently, S/D implantation was finished. Then definition and implantation of body region was achieved respectively. Afterwards, the stress induced by  $\text{Si}_3\text{N}_4/\text{SiO}_2$  capping layer was deposited by PECVD. In order to verify the relation between the stress effect and the thickness of  $\text{Si}_3\text{N}_4$ , we divided the  $\text{Si}_3\text{N}_4$  thickness into four parts such as 100nm, 200nm, 300nm and without  $\text{Si}_3\text{N}_4$ . We obtained the magnitude of stress by stress measurement system and it showed 184.3 Mpa for 100nm, 226.9 Mpa for 200nm and 432Mpa for 300nm. In some studies, we know that the stress magnitude is relative to the concentration of nitrogen in  $\text{Si}_3\text{N}_4$  deposition. Final, Al-Si-Cu metallization were implemented by physical vapor deposition (PVD) system. After metal etching, forming gas annealing at 400°C in  $\text{H}_2/\text{N}_2$  ambient for 30 minutes was used to fix dangling bond and reduces interfacial state density. We show the process flow and the cross section of nMOSFET device in Fig 2-1 and Fig 2-2 respectively.



## 2.2 Measurement setup

Some basic electrical characteristics of the nMOSFET device such as current-to-voltage and capacitance-to-voltage were extracted by Agilent 4156C precision semiconductor parameter and HP 4284 LCR meter respectively.

First, we can obtain the equivalent oxide thickness of the HfAlO and HfO<sub>2</sub> dielectric MOSFET device from the capacitance in inversion region of C-V profile without considering quantum effect. The equation is

$$C_{inversion} = \frac{\epsilon_{oxide} A}{EOT} \quad (2-1)$$

whereas  $\epsilon$ ,  $A$  are permittivity and device area respectively. In addition, the interface state density ( $N_{it}$ ) was measured by charge pumping method [7]. A series of continuous square waveforms ( $f = 1$  MHz) were generated and applied to gate by 8110 pulse generator while source, drain and body were grounded. Besides, we fix the magnitude of the square waveforms at 1.5V and the base voltage was varied from accumulation to inversion. After measurement, we gained a list of the charge pumping current ( $I_{cp}$ ) data and calculated the  $N_{it}$  from the equation

$$I_{cp} = qfN_{it}A \quad (2-2)$$

whereas  $q$ ,  $A$  and  $f$  are electron charge, the area of device and frequency of pulse respectively. Fig 2-3 shows the configuration of charge pumping measurement setup. Besides, total trap density ( $\Delta N_{tot}$ ) include of the interfacial trap and bulk trap was

calculated form threshold voltage shift ( $\Delta V_{th}$ ) by assuming that the charge was trapped at the interface between the dielectric and Si substrate. The equation is

$$\Delta N_{tot} = \frac{C\Delta V_{th}}{qA} \quad (2-3)$$

therefore, we can obtain the  $\Delta N_{ot}$  (oxide trap or bulk trap) from (2-2) and (2-3) by following equation

$$\Delta N_{ot} = \Delta N_{tot} - \Delta N_{it} \quad (2-4)$$

However, by measuring the charge pumping current ( $I_{cp}$ ) with variable fall and rise times, we can obtain the energy distribution of the interface states in a relatively huge part of the forbidden energy gap on both sides of midgap [8-9]. Interface states act as acceptor-like or donor-like which depend on their relative state to the band gap. Donor-like interface states are neutral when they are empty or negative when occupied by electron. In contrast, acceptor-like states are positive when they are empty or neutral when occupied by electron. Relative position depends on its Fermi level and an interface trap will be occupied by an electron or empty. Simultaneously, we listed some useful equations for analyzing whether acceptor-like or donor-like interface states.

$$\frac{I_{cp}}{f} = 2qD_{it}AkT \left[ \ln \sqrt{t_r t_f} + \ln \left( \frac{|V_{fb} - V_t|}{|V_a|} V_{th} n_i \sqrt{\sigma_n \sigma_p} \right) \right] \quad (2-5)$$

$$E_{em,e} - E_i = -kT \ln \left( V_{th} n_i \sigma_n \frac{|V_{fb} - V_{th}|}{|V_a|} t_f + e^{\frac{(E_i - E_{f,inv})}{kT}} \right) \quad (2-6)$$

$$E_{em,h} - E_i = +kT \ln \left( V_{th} n_i \sigma_p \frac{|V_{fb} - V_{th}|}{|V_a|} t_r + e^{\frac{(-E_i - E_{f,acc})}{kT}} \right) \quad (2-7)$$

$$N_{it}(E_2) = -\frac{t_f}{qATf} \frac{dI_{cp}}{dt_f} \quad (t_r \text{ constant}) \quad (2-8)$$

$$N_{it}(E_1) = -\frac{t_r}{qATf} \frac{dI_{cp}}{dt_r} \quad (t_f \text{ constant}) \quad (2-9)$$

If we gained the result that  $N_{it}(E_2)$  was an extensive variation and  $N_{it}(E_1)$  was almost similar according to equation (2-5), (2-6) and (2-8), we could observe that it existed strong fall time dependence of charge pumping curve for fixed rise time. It shows that acceptor-like interface states exist because huge interface state variation is near conduction band. Similarly,  $N_{it}(E_1)$  was a large variation and  $N_{it}(E_2)$  was almost similar according to (2-5), (2-7) and (2-9), it means that it existed strong rise time dependence of charge pumping curve for fixed fall time and donor-like interface states exist because large interface variation is near valence band.

The electron mobility of nMOSFET was measured by split C-V method. The effective mobility of electron was measured at low drain bias and then gave

$$\mu_{eff} = \frac{g_d L}{W Q_n} \quad (2-10)$$

Where the  $Q_n$  was measured from capacitance measurement and drain conductance  $g_d$  was defined as

$$g_d = \left. \frac{\partial I_D}{\partial V_{DS}} \right|_{V_{GS} = \text{constant}} \quad (2-11)$$

The capacitance meter was connected between the gate and the source/drain were connected together with the substrate grounded. Therefore,  $Q_n$  was observed as follows

$$Q_n = \int_{-\infty}^{V_{gs}} C_{gs} dV_g \quad (2-12)$$

And effective electric field produced by the voltage was express as

$$E_{eff} = \frac{Q_b + \eta Q_n}{K_s \epsilon_0} \quad (2-13)$$

$Q_b$  was measured from capacitance measurements. The capacitance meter was connected between the gate and substrate and the source/drain were connected grounded together. Therefore,

$$Q_b = \int_{fb}^{V_{gs}} C_{gb} dV_g \quad (2-14)$$

where  $Q_n$  and  $Q_b$  were charge densities in depletion layer and inversion layer respectively. The parameter  $\eta = 1/2$  was for electron. And subsequently universal mobility was accomplished by this equation


$$\mu_{eff} = \frac{638}{1 + \left( \frac{\epsilon_{eff}}{area} \right)^{1.69}} \quad (2-15)$$


We can obtain the data that we need easily from above all equation. Fig 2-4 illustrates the configuration of split C-V measurement setup.

Carrier separation measurement is shown in Fig 2-5 and Fig 2-6 for nMOSFET and pMOSFET respectively. This method is used to make sure that the component

of gate leakage current under different state (i.e. inversion or accumulation). By comparing the  $I_G$ ,  $I_{SD}$  and  $I_B$  that we can define which path dominates the leakage mechanism.

Subsequently, in CVS measurement method, a constant voltage stress was applied to the gate of device and the source/drain/substrate were grounded respectively. We obtained the measurement data such as  $I_d$ - $V_g$  and charge pumping during the stress intervals that Fig 2-5 shows the configuration of CVS measurement setup. After analyzing these data we could observe the shift of transconductance ( $G_m$ ) and threshold voltage and charge pumping measurement is also used to calculate the interface state generation under inversion. In the same way, we could use equation (2-3) and (2-4) to calculate the bulk trap density after stressing.







- Standard LOCOS process
- STD clean and HF dip
- SiON ~ 0.7nm at 850°C in N<sub>2</sub>O ambient
- ALD HfO<sub>2</sub> and HfAlO 30nm deposited
- PDA at 600°C 20sec for HfO<sub>2</sub> and 700°C 20sec for HfAlO in N<sub>2</sub> ambient
- Poly silicon gate deposition 200nm and patterning
- S/D extension and S/D implant
- Body engineering
- Dopant activation at 950°C 30sec in N<sub>2</sub> ambient
- Passivation layer deposition (**split table: 100nm, 200nm and 300nm SiN**)
- Metallization

Fig 2-1 The process flow of nMOSFET device with HfO<sub>2</sub> and HfAlO gate stack




Fig 2-2 The cross section of nMOSFET with HfO<sub>2</sub> and HfAlO gate stack




Fig 2-3 Configuration of charge pumping measurement setup




Fig. 2.4 Configuration for (a) gate-to-substrate ( $C_{gb}$ ) (b) gate-to-channel ( $C_{gc}$ ) capacitance measurements




Fig 2-5 Configuration of Carrier Separation measurement setup for nMOSFET




Fig 2-6 Configuration of Carrier Separation measurement setup for pMOSFET




Fig 2-7 Configuration of CVS (constant voltage stress) measurement setup.

# *Chapter 3*

## *Result and discussion*

### *3.1 Introduction*

Scaling of COMS has not only led to an increase of integration circuit density but also a corresponding enhancement in the transistor performance. However, when gate length scaled down to the nanometer order, some limitation such as gate oxide leakage current and and power density, make geometric scaling an increasingly challenging task. In order to continue CMOS device performance improvement, the industry needs a new scaling vector. Starting with the 90-nm technology generation, mobility enhancement through uniaxial process-induced strained Si has emerged as the next scaling vector being widely adopted in logic technologies [10~12].

Strain improves MOSFET drive current by altering the band structure of the channel. Biaxial and uniaxial strained silicon technologies are promising for enhancement of CMOS performance [13]. Biaxial tensile strain can be done by using a wafer-based approach of a thin strained Si layer on a thick relax SiGe virtual substrate, however, biaxial tensile strained silicon is difficult to implement because of some disadvantages of SiGe, such as misfit and threading dislocations, Ge up-diffusion, fast diffusion of S/D extensions, and cost [14~17]. Besides, high

threading dislocation density (typically  $> 10^4 \text{ cm}^{-2}$ ) of the virtual SiGe substrates represents a major obstacle for practical applications. In contrast, uniaxial strain can easily be applied by modifying capping layer deposition [18][19], shallow trench isolation [20][21], source/drain material [22], silicidation [23], packing process [24], and so on. In this paper, we utilized the SiN capping layer as a stressor due to its high stability and compatibility of conventional COMS process flow. Recently, it has been shown that the mechanical stress from a contact etch-stop SiN layer over the gate electrode can significantly affect the drive current [25][26]. Depending on the deposition conditions, the SiN capping layer can generate either tensile or compressive stress [26]. It thus can be applied to the NMOS devices that benefit from tensile stress, as well as PMOS devices that benefit from compressive stress[27].




### 3.2 Brief Review of Strained Si

The carrier mobility is given by  $\mu = \frac{q\tau}{m^*}$ , where  $1/\tau$  is scattering rate and  $m^*$  is the conductivity effective mass. Strain enhance the mobility by reducing the conductivity effective mass and/or the scattering rate. For electrons, both mass and scattering rate reducing are generally accepted as important for mobility enhancement[28]. However, for holes, only mass change due to band warping and repopulation [29] plays a significant role at today's manufacturable stress level (about < 1GPa) since strain-induced valence band splitting is smaller than that for the conduction band. Furthermore, though there has been focus on reduced in-plane mass to increase the mobility, increasing the out-of-plane mass for electrons and holes is also now understood to equally important factor for maintaining the mobility enhancement at high vertical fields, Fig 3-1 shows the definition of in- and out-of-plane. For electron transport in bulk Si at room temperature, the conduction band consists of six degenerate valley as shown in Fig 3-2(a) and these valleys are equal energy. The effective mass for any direction is the reciprocal of the curvature of the electron energy function. For unstressed bulk Si, the total electron conductivity mass,  $m^*$ , is given by

$$m^* = \left[ \frac{1}{6} \left( \frac{2}{m_l} \right) + \left( \frac{4}{m_t} \right) \right]^{-1}$$

where  $m_l$  is longitudinal mass (parallel to the axis) about  $0.98m_0$  and  $m_t$  is transverse

mass (perpendicular to the axis) about  $0.19 m_o$ , where  $m_o$  is the free electron mass. After stressing, the valleys of Si are shown in Fig 3-2(b). For MOSFETs on a wafer, advantage strain removes the degeneracy between the four in-plane valley ( $\Delta_4$ ) and the two out-of-plane ( $\Delta_2$ ) by splitting them in energy as shown in Fig 3-2(c). The lower energy of the  $\Delta_2$  valleys means that they are preferentially occupied by electron. The electron mobility partly improves via a reduced in-plane and increased out-of-plane  $m^*$  due to the favorable mass of the  $\Delta_2$  valleys, which result in more electrons with an in-plane transverse effective mass ( $m_t = 0.19 m_o$ ) and out-of-plane longitudinal mass ( $m_l = 0.98 m_o$ ). However, electron scattering is also be reduced due to the conduction valleys splitting into two sets of energy levels, which suppresses the rate of intervalley phonon scattering between the  $\Delta_2$  and  $\Delta_4$  valleys.



For holes, the valence band structure of Si is more complex than the conduction band. Due to this complex structure as well as valence band warping under the strain that results in a larger mobility enhancement than electron. These two factors are also the reason that strained pMOSFET is a key focus in advantage logic technology. For unstrained Si at room temperature, holes occupy the top two band : the heavy and light hole bands. The unstrained constant energy surfaces for the two bands of Si are shown in Fig 3-3(a). With the application of strain, the hole effective mass becomes highly anisotropic due to band warping, and the energy levels become mixtures of



pure heavy, light, and split-off bands. Thus, the light and heavy hole bands lose their meaning, and holes increasingly occupy the top band at higher strain due to the energy splitting. The warped top two bands are shown in Fig 3-3(b), (c) and (d) for the three most common types of stresses. As shown in Fig 3-3 (b) and (c), the narrow constant energy surface in the channel direction for uniaxial compression creates a desire mass that about 40% smaller in-plane mass as compared to biaxial tensile strain. It is important to achieve high hole mobility by a low in-plane conductivity mass for the top band (namely a narrow width to the constant energy surface along the channel direction). This result is due to the difficulty of significantly enhancing hole mobility by reducing the intervalley scattering rate. Hole intervalley scattering rate is not significantly reduced for stress less than 1 GPa since the band splitting is less than the optical phonon energy (60mev). Splitting is greater than 60mev and stress is greater than 1GPa are necessary to suppress the intervalley phonon scattering rate (see Fig 3-4). This is why the change of effective mass plays a more significant role than reduced phonon scattering in hole mobility enhancement.

Hole mobility at high vertical field with uni-axial compressive and biaxial tensile stresses would have different behaviors. Fig 3-5 shows the energy shift with confinement for both uniaxial and biaxial stress.  $E_{top}$  represents the top band with large out-f-plane mass for uniaxial stress and small out-f-plane mass for biaxial stress

which compare to the second band,  $E_{\text{second}}$ . Thus, uniaxial has a small shift in energy (indicates  $E_{\text{top}}$  which compares to unstrained) due to confinement for it, but there is a large shift for biaxial. As shown in Fig 3-5, the strain-induced band splitting ( $E_{\text{top}} - E_{\text{second}}$ ) increases for uniaxial strain but decreases for biaxial stress. Thus, confinement favors occupation of the top band for uniaxial compressive stress and the second band for biaxial tensile stress. The net effect is strain and confinement additive for uniaxial compressive stress and subtractive for biaxial tensile stress. Thus, the competing effects of strain and confinement on band splitting is a factor of lost hole mobility in biaxial tensile stress for pMOSFET at high vertical fields. For uniaxial stress, the band splitting increased that maintains the hole mobility enhancement at high vertical fields. This is why the uniaxial compressive stress is extensively adopted in pMOSFET [12][31] [32].

For NMOSFETs, it has been reported that the threshold voltage shift caused by bi-axial tensile stress is larger than the case with uni-axial tensile strain [33]. For PMOSFETs, larger shift of light-hole band edge under bi-axial tensile strain leads to larger shift in  $V_{\text{th}}$ , compared with the case with uni-axial compressive strain [34].

### ***3.3 Electrical Characteristics of MOSFETs with different thickness of SiN capping layer and materials***

The C-V curve and EOT value are shown in Fig 3-6 and Fig 3-7 respectively, it can be seen that the different SiN thickness which induced strain will not change the equivalent oxide thickness of device. By this fact, we can make sure that the drive current enhancement is not caused by EOT decrease. By equation  $\kappa = \varepsilon_{ox} \frac{T_{physical}}{EOT}$ , where  $\varepsilon_{ox}$  is the dielectric constant of SiO<sub>2</sub> and  $T_{physical}$  is the real thickness of gate dielectric. Then, we can obtain that the dielectric constant, “ $\kappa$ ”, is about 12. The relation of  $I_d$ - $V_g$  and  $G_m$ - $V_g$  characteristic of HfAlO gate stack nMOSFET with different SiN capping layer thickness that upon the gate are shown in Fig 3-8 and Fig 3-9. Simultaneously, the  $I_d$ - $V_d$  is also shown in Fig 3-10. It is about 2 times enhancement for  $I_d$  and  $G_m$  between the without SiN and SiN 3000Å. The improvement of drain current and transconductance is obviously proportional to the thickness of SiN layers. The mechanism which results in these results might be as follows: These SiN capping layers upon the poly-Si gates with highly tensile stress cause the poly-Si gates under them to be with compressive strain, and then the tensile strain is caused in the channel regions by these compressive poly-Si gates upon channel regions. The results might also be caused by another mechanism: The SiN capping layers with highly tensile stress are directly deposited on the source/drain

regions in the two terminals of channels. These SiN layers cause the source/drain regions under them compressive and the channel regions are implicated to become tensile. Fig 3-11 and Fig 3-12 show that the relation of drain current and transconductance of HfO<sub>2</sub> gate stack pMOSFET with different tensile SiN capping layer. According to [12], it can be obtained the degradation of drain current for pMOSFET in such a tensile stress and it is about 14.8% and 30.8% degradation of I<sub>d</sub> and G<sub>m</sub> respectively in figure. The relation between drain current and channel length of HfAlO gate stack nMOSFET is shown in Fig 3-13 and G<sub>m</sub> is in Fig 3-14. By above result, we can know that the strain effect is strong with short channel especially when channel length downs to 0.35μm. However, it can be also seen that the drain current enhancement is saturated when channel length is above 2μm. In addition, Fig 3-15 shows that the relation of drain current with different areas of channel, when area of channel is large, the strain effect will not enhance the drain current. Unlike biaxial strain, driving current improvement with uniaxial strain obviously takes place in short channel device. This is also fit to the scaling-down demand.

The subthreshold swing versus to channel length of HfAlO gate stack nMOSFET with different SiN capping layer thickness is shown in the Fig 3-16. We find that the subthreshold swing of SiN 3000A shows the better interface state than others. Thus, we can find that the strain will improve the subthreshold swing in device. Fig 3-17

shows that the  $V_{th}$  roll-off characteristic with different thickness of SiN capping layer. It can be seen that when the channel length is scaled below  $1\mu m$ , the roll-off phenomenon is more serious. Fig 3-18 indicates that gate leakage current seems not to be increased as SiN thickness thicker. The extra hydrogen species come from the SiN layer as a result of using  $SiH_4$  and  $NH_3$  as precursors during deposition. It is well known that the PE-SiN film contains a substantial amount of hydrogen [35]. Fig 3-19 expresses the charge pumping current for different thickness of SiN layer. We obtain that the charge pumping current decreased as the thickness of SiN capping layer increased from 0 A to 3000 A. This means that the extra hydrogen species come from the SiN layer as a result of using  $SiH_4$  and  $NH_3$  as precursors during deposition and a lot of dangling bond could be fixed and therefore reduced interfacial state. It is well known that the PE-SiN film contains a substantial amount of hydrogen [35]. These hydrogen could passivate interfacial state that located on interfacial layer. So, depositing thicker SiN would take long time and more interfacial state could be fixed. The brief passivation diagram is in Fig 3-20, it can be seen that when SiN is deposited by PECVD, a lot of hydrogen species will locate at the interface to passivate the interface states.

Carrier separation analysis is investigated to clarify the leakage path in gate stack MOSFET [36]. The contributing carrier of leakage currents consist of holes and

electrons. Fig 3-21, Fig 3-22, Fig 3-23 and Fig 3-24 express carrier separation results under inversion regions and accumulation regions for  $n^+$ -gate nMOSFETs with different thickness of SiN layer of HfAlO/SiON gate stack. By above result, we can find that the  $I_G$  is close to  $I_{SD}$  under inversion region, it means that the source/drain current dominates the leakage current. In contrast, the substrate current dominates the leakage current under accumulation region. This phenomenon indicates electron from S/D that goes through high-k dielectric to gate is the major component of conduction mechanism under inversion region. We can easily explain this mechanism by band-diagram in Fig 3-25(a) and carrier separation current component is in Fig 3-25(b). The substrate current which corresponds to hole current from the gate, while source/drain current corresponds to electron current from silicon substrate under inversion region. Hole supplied from gate valence band on nMOSFET are confined by less generation of minority holes in  $n^+$ -gate. In other words, carrier which go through gate dielectric are influenced by barrier height and distance[37]. Due to the asymmetry of the HfAlO/SiON (Fig 3-25(a)) and structure, we can deduce that holes from gate electrode are hard to go through the dielectric compared to electrons from the channel. In brief, electron current from the channel is the predominant injection current under stressing. Similarly, the inference also is used to explain the leakage component under accumulation region. Fig 3-26 (a) expresses

the band-diagram to interpret possible leakage current from under accumulation. Fig 3-26(b) shows the current component flow in carrier separation experiment. Fig 3-27, Fig 3-28, Fig 3-29 and Fig 3-30 show that the gate leakage current with different thickness of SiN under inversion regions and these are measured from room temperature to 125°C. We obtain the leakage current increased as temperature elevated. This phenomenon means that the conduction mechanism must be relate trap-related like schottky-emission, trap-assisted tunneling, Frenkel-Poole emission, etc. Then, the result which we get accords with Frenkel-Poole emission for electron current. Fig 3-31, Fig 3-32, Fig 3-33 and Fig 3-34 show that the excellent linearity relation for source/drain current (electron) with different thickness of SiN under inversion region, and Fig 3-35, Fig 3-36, Fig 3-37 and Fig 3-38 for substrate current (hole current). Then, the fitting curve can be acquired from these forms as follows :

$$I \propto V \exp\left(\frac{2a\sqrt{V}}{T} - \frac{q\Phi_B}{k_B T}\right)$$

$$J = B * E_{eff} \exp\left(\frac{-q(\Phi_B - \sqrt{qE_{eff} / \pi\epsilon_{HfAlO}\epsilon_0})}{k_B T}\right); B = q\mu NT, a = \frac{\epsilon_{SiO_2}}{\epsilon_{HfAlO}} = const$$

$$\ln\left(\frac{J}{E_{eff}}\right) = \frac{-q\sqrt{q / \pi\epsilon_r\epsilon_0}}{k_B T} \sqrt{E_{eff}} - \frac{q\Phi_B}{k_B T}$$

$$\Rightarrow \text{Intercept gives the Barrier height } \left(-\frac{q\Phi_B}{k_B T}\right)$$


Where B is a constant which is about the trapping density and carrier mobility in insulator,  $\Phi_B$  is the barrier height,  $E_{eff}$  is the electric field in HfAlO films,  $\epsilon_0$  is the free space permittivity,  $k_B$  is Boltzmann constant, and T is the temperature in Kelvin.

This tendency indicates that both electron and hole conduction mechanisms are the same, and the result agrees well with the F-P conduction mechanism. Barrier height  $\Phi_B$  and dielectric constant  $\epsilon_{\text{HfAlO}}$  of HfAlO/SiON can be calculated. The value of electron  $\Phi_B$  for without SiN, SiN 1000A, SiN 2000A and SiN 3000A under inversion are about 0.737eV, 0.722eV, 0.645eV and 0.621eV and  $\Phi_B$  for hole are 0.639eV, 0.614eV, 0.571eV and 0.464eV. The  $\Phi_B$  to be discussed in this chapter is the “effective” value that is representative of the HfAlO/SiON gate stack [49]. We consider the case when the injected carrier flow across HfAlO/SiON by hopping via the trap sites with energy barrier  $\Phi_B$ , whose value depends on the fabrication process[50]. Fig 3-39 shows energy band diagram to present conduction mechanism through HfAlO/SiON gate stack with different SiN capping layer. And Fig 3-40 shows that the result of electron and hole trap with different SiN capping layers. This indicates that less barrier height as SiN capping layer increases.



### **3.4 Summary**

In this chapter, we verify that PECVD SiN capping layer is tensile strain and suitable for nMOSFETs application. Therefore, as SiN capping layer thickness increases, driving current has a huge enhancement. Besides, we observe that interface states become less when SiN capping layer thickens. It may be attributed that a large amount of hydrogen generated from SH<sub>4</sub> and NH<sub>3</sub> and then passivate the interfacial layer and we verify the number of interface states by using charge pumping method. Eventually, we utilize carrier separation method to make sure the current component under inversion and accumulation regions and carrier separation measurement with different temperature is followed to calculate the electron and hole barrier height under inversion region then, we obtain F-P conduction mechanism is matched. This indicates that less barrier height as SiN capping layer increases.






Fig 3-1 Definition of in- and out-of-plane direction




Fig 3-2 Ellipsoids of constant electron energy in reciprocal (“k”) space (a) Unstrained Si (b) Strained Si ; (c) Strain splits the energy level as shown, removing the degeneracy between the  $\Delta_4$  and  $\Delta_2$




Fig 3-3 Hole constant energy surfaces at 25meV obtained from six band kp calculations for common types of stresses : (a) unstressed, (b) longitudinal compression on (100) wafer (c) longitudinal compression on (110) wafer, and (d) biaxial tension




Fig 3-4 Hole intervalley phonon scattering process. High stress and splitting larger than the optical phonon energy (60 meV) are required to suppress scattering.




Fig 3-5 Simplified schematic of valence band splitting of strained Si as a function of gate overdrive.




Fig 3-6 The C-V curve of the HfAlO gate stack nMOSFET




Fig 3-7 The EOT for HfAlO gate stack nMOSFET




Fig 3-8 The drain current versus to gate voltage with different SiN capping layer for HfAlO gate stack nMOSFET




Fig 3-9 The Transconductance of devices with different capping layers for HfAlO gate stack nMOSFET




Fig 3-10 The drain current versus to gate voltage with different SiN capping layer for HfAlO gate stack nMOSFET




Fig 3-11 The drain current versus to gate voltage with different SiN capping layer for  $\text{HfO}_2$  gate stack pMOSFET




Fig 3-12 The transconductance of devices with different capping layers for  $\text{HfO}_2$  gate stack pMOSFET




Fig 3-13 The drain current versus to different channel length for HfAlO gate stack




Fig 3-14 The maximum transconductance versus to different channel length for HfAlO gate stack nMOSFET






Fig 3-15 The drain current versus to different area for HfAlO gate stack nMOSFET




Fig 3-16 The subthreshold swing versus to different channel length for HfAlO gate stack nMOSFET




Fig 3-17  $V_{th}$  roll-off characteristics for HfAlO gate stack nMOSFET




Fig 3-18 Gate leakage current versus gate bias for fresh n-channel devices at room temperature




Fig 3-19 Charge pump current for HfAlO gate stack nMOSFET with different SiN thickness









Fig. 3.20 (a) In control devices, hydrogen species mainly locate at the interface to passivate the interface states. (b) In SiN-capping devices, a large amount of hydrogen species from the SiN layer diffuse to the gate oxide layer and passivate the Si/HfAlO interface.




(a)




(b)

Fig 3-21 Carrier separation for HfAlO without SiN under (a) inversion (b) accumulation




(a)




(b)

Fig 3-22 Carrier separation for HfAlO with SiN 1000A under (a) inversion (b) accumulation




(a)




(b)

Fig 3-23 Carrier separation for HfAlO with SiN 2000A under (a) inversion (b) accumulation




(a)




(b)

Fig 3-24 Carrier separation for HfAlO with SiN 3000A under (a) inversion (b) accumulation





(a)



(b)

Fig 3-25  $n^+$ -gated nMOSFET with  $HfAlO/SiON$  gate stack under inversion region  
 (a) Band diagrams, and (b) Schematic illustration of carrier separation experiment.





Fig 3-26 n<sup>+</sup>-gated nMOSFET with HfAlO/SiON gate stack under accumulation region (a) Band diagrams, and (b) Schematic illustration of carrier separation experiment.




Fig 3-27 Gate leakage current versus gate bias without SiN for fresh n-channel devices at various temperatures




Fig 3-28 Gate leakage current versus gate bias with SiN 1000A for fresh n-channel devices at various temperatures




Fig 3-29 Gate leakage current versus gate bias with SiN 2000A for fresh n-channel devices at various temperatures




Fig 3-30 Gate leakage current versus gate bias with SiN 3000A for fresh n-channel devices at various temperatures




Fig 3-31 Conduction mechanism for source/drain current fitting under inversion region without SiN




Fig 3-32 Conduction mechanism for source/drain current fitting under inversion region with SiN 1000A




Fig 3-33 Conduction mechanism for source/drain current fitting under inversion region with SiN 2000A




Fig 3-34 Conduction mechanism for source/drain current fitting under inversion region with SiN 3000A




Fig 3-35 Conduction mechanism for substrate current fitting under inversion region without SiN




Fig 3-36 Conduction mechanism for substrate current fitting under inversion region with SiN 1000A




Fig 3-37 Conduction mechanism for substrate current fitting under inversion region with SiN 2000A




Fig 3-38 Conduction mechanism for substrate current fitting under inversion region with SiN 3000A



### Frenkel- Poole emission




Fig 3-39 Energy band diagram for HfAlO/SiON gate stack to illustrate the conduction mechanism of Frenkel- Poole emission

SiN capping Layer thickness	No SiN	SiN 1000	SiN 2000	SiN 3000
$\Phi_B$ for electron trap	0.737	0.722	0.645	0.621
$\Phi_B$ for hole trap	0.636	0.614	0.571	0.464

Fig 3-40 The result of electron and hole trap with different SiN capping layer

# *Chapter 4*

## *Reliability of MOSFETs with HfO<sub>2</sub>/SiON*

### *Gate Stack*

#### *4-1 Introduction*


Recently, mobility enhancement by channel strain engineering has emerged as an effective approach to boost the performance of scaled devices, especially local-strain technology [38,39]. A method to introduce tensile strain for nMOSFET and compressive strain for pMOSFET is to add a SiN capping layer deposited by plasma-enhanced CVD (PECVD) [40,41]. Though strained channel could enhance the mobility and the drive current of the device, but potentially it could also degrade the device's reliability characteristics. From the results presented in Chapter 3, hydrogen species unintentionally incorporated in the thin stress-induced film may also adversely affect the device reliability characteristics. The device reliability issue is therefore a potential concern when the local strain is introduced, and should therefore be carefully addressed. Negative bias temperature instability (NBTI) is well known as the lifetime-limiting reliability concerns in CMOS devices when the gate oxide thickness is scaled to 3.5 nm and below (worse than PBTI in nMOSFET) [42]. Conventionally, characterization of NBTI is primarily based on static experimental

data. However, for real-life operations of digital circuits, the applied bias to the gate of pMOSFET in a CMOS inverter is being switched between “high” and “low” voltages incessantly. In line with this, the evaluation of the dynamic NBTI (DNBTI) characteristics seems to be more practical for reliability characterization. In this aspect, it has been reported that the dynamic NBTI (DNBTI) effect greatly prolongs the lifetime of pMOSFET operating in a practical digital circuit [43]. A physical model has also been proposed for DNBTI involving the interaction of the released hydrogen re-passivating Si dangling bonds during the passivation time [44]. However, reports on DNBTI of devices with SiN capping are lacking. In this work we investigate the issue by performing dynamic and AC stress measurements on pMOSFET with a compressively strained channel.



## 4-2 Brief Review of NBTI

Negative Bias Temperature Instability (NBTI) has been known since the very early days of MOS device development, have been observed as early as 1976 [45]. As the oxide thickness is scaled to nanometer, hot carrier effects become less important due to the reduced operation voltage [46]. NBTI refers to the generation of positive oxide charge and interface traps under negative gate bias at elevated temperatures. The interface trap density induced by NBTI increases with decreasing dielectric thickness, whereas the fixed oxide charge induced by NBTI appears to have no thickness dependence. The shift in threshold voltage and degradation in transconductance have been suggested to be due to the interfacial electrochemical reactions related to the holes from the channel inversion layer for pMOSFET. When the Si is oxidized, the bonding configuration at the surface is as shown in Fig 4-1 (a) and 4-1 (b) with most Si atoms bonded to oxygen at the surface. Some Si atoms bond to hydrogen. An interface trapped charge, often called interface trap, is an interface trivalent Si atom with an unsaturated (unpaired) valence electron at the SiO<sub>2</sub> /Si interface. It is usually denoted by





The  $\equiv$  represents three complete bonds to other Si atoms and  $\cdot$  indicates the fourth, unpaired electron in a dangling bond. Interface traps are designated as  $D_{it}(\text{cm}^{-2} \text{eV}^{-1})$ ,


$Q_{it}(C/cm^2)$ , and  $N_{it}(cm^{-2})$  and they are acceptor-like in the upper half and donor-like in the lower half of the band as shown in Fig 4-2 for pMOSFET and Fig 4-3 for nMOSFET respectively. Since the fixed oxide charge ( $Q_f$ ) is positive, we have at inversion : n channel : ( $Q_f - Q_{it}$ ), p channel : ( $Q_f + Q_{it}$ ), hence pMOSFET have more serious degradation in NBTI.

We discuss the two basic approaches for modeling interface trap generation during NBTI process. The first models discuss trap creation via hydrogen interaction dynamics. The second set of models describes more general trap creation via chemical species interaction and diffusion. In first models, it indicates that a

high electric field can dissociate the silicon-hydrogen bond, then, it can be modeling as equation




where  $H^0$  is a neutral interstitial hydrogen atom or atomic hydrogen. Recently first –principles calculations show that the positively charged hydrogen or proton  $H^+$  is the only stable state of hydrogen at the interface and that  $H^+$  reacts directly with the  $SiH$  to form an interface trap, it also can be written as




the mobile positive  $H^+$  migrates towards the negatively charged dipole region if  $SiH$  molecule. The  $H^+$  atom then reacts with the  $H^-$  to form  $H_2$  leaving behind a

positively charged Si dangling bond. A different model is used to describe NBTI via the interaction of SiH with “hot hole” or holes near the interface. It is given by



Another model, reaction and diffusion model, is




this model assumes that species Y diffuses to the interface and creates an interface trap, where Y is unknown. In this model, stress results in a negative shift in threshold voltage showing a power-law dependence on stress time:

$$\Delta V_{\text{th}} = At^b$$




The shift in threshold voltage and degradation in transconductance have been suggested to be due to the interfacial electrochemical reactions related to the holes from the channel inversion layer. The exponential value of the power law equation is about 0.25, which could be explained by the diffusion-controlled electrochemical reactions.

Fixed oxide charge are designated as  $Q_f$  (C/cm<sup>2</sup>) and  $N_f$  (cm<sup>-2</sup>). The fixed oxide charge is a charge near the dielectric/Si interface, contributing mainly to threshold voltage shift.  $Q_f$  is also a byproduct trivalent Si defect in the oxide, denoted by



$Q_f$  generation can be modeled as



according this model, we can determine that the fixed oxide charges are generated from the dissociation of SiH bonds.




### ***4-3 Reliability of MOSFETs with HfO<sub>2</sub>/SiON gate stack***

Fig 4-4 expresses  $I_d$ - $V_g$  characteristics before stress and after stress 1000s with SiN (blue line) and without SiN (red line) capping layer at room temperature. We can know that no serious degradation of subthreshold swings both in with and without SiN capping layer but a positive  $V_{th}$  shift after stress is observed obviously. It indicates that there is no serious interface trap generation during stress process because interface trap generation can cause the subthreshold swing degradation. Instead, electron trapping in gate dielectrics is the mainly cause of threshold voltage shift after stress, and we can find the threshold voltage shift in with-SiN capping layer is larger than in without-SiN capping layer, it means that the strain which caused by depositing SiN capping layer will degrade the reliability of device.

Fig 4-5 shows that the threshold voltage shift as a function of stress time for HfO<sub>2</sub> nMOSFETs without SiN, Fig 4-6 shows that the threshold voltage shift as a function of stress time for HfO<sub>2</sub> nMOSFETs with SiN 1000A, Fig 4-7 shows that the threshold voltage shift as a function of stress time for HfO<sub>2</sub> nMOSFETs with SiN 2000A, Fig 4-8 shows that the threshold voltage shift as a function of stress time for HfO<sub>2</sub> nMOSFETs with SiN 3000A. In above figurations, we can find that the threshold voltage shift become huge as the constant voltage stress increases, and the carrier trapped by gate dielectric bulk is electron due to the threshold voltage shift is




positive. It may be attributed that more electron-hole pairs which generate in channel region and tunnel to the gate dielectrics and then turn to great threshold voltage instability. In the same way, we can obtain that the bulk traps in gate dielectric bulk almost occupy all of charges which calculate from threshold voltage shift. Fig 4-9 shows that the threshold voltage shift is as a function of stress time for HfAlO nMOSFETs without SiN capping layer under various temperature. Fig 4-10 shows that the threshold voltage shift is as a function of stress time for HfAlO nMOSFETs with SiN 1000Å capping layer under various temperature. It can be seen that the threshold voltage shift becomes huge as temperature increases. It may be attributed that the high temperature make the electron which generated from electron-hole pairs get higher energy and this phenomenon accelerates the electron trapped in gate dielectric. Fig 4-11 shows that the threshold voltage shift of HfO<sub>2</sub> nMOSFET is as a function of stress time which compares without SiN and with SiN 3000Å under CVS 1.5V and CVS 2.5V. It also obtains the same result which we expect. The cause of serious degradation with thicker SiN capping layer could be explained as follows: One is that more Si-H bonds with thicker SiN capping layer which come from the reaction of SiH<sub>4</sub> and NH<sub>3</sub> precursor break when constant voltage stress applies. The other is great tensile strain as thickness of SiN capping increase, and it brings about more strain energy which is stored in the channel. [49-50] Fig 4-12 shows that the




Gm\_max degradation rate with different SiN thickness. It can be seen that the Gm\_max degradation increased as the thickness of SiN thickened.

Fig 4-13 shows that the threshold voltage shift as a function of stress time for HfAlO nMOSFETs without SiN, Fig 4-15 shows that the threshold voltage shift as a function of stress time for HfAlO nMOSFETs with SiN 1000A, Fig 4-17 shows that the threshold voltage shift as a function of stress time for HfAlO nMOSFETs with SiN 2000A, Fig 4-19 shows that the threshold voltage shift as a function of stress time for HfAlO nMOSFETs with SiN 3000A. We also can find the threshold voltage shift become large as the constant voltage stress increases. The results are the same which compared with HfO<sub>2</sub>. It also can be explained by two reason : One is that more Si-H bonds with thicker SiN capping layer which come from the reaction of SiH<sub>4</sub> and NH<sub>3</sub> precursor break when constant voltage stress applies. The other is great tensile strain as thickness of SiN capping increase, and it brings about more strain energy which is stored in the channel. Fig 4-14 shows that the threshold voltage shift is as a function of stress time for HfAlO nMOSFETs without SiN capping layer under various temperature. Fig 4-16 shows that the threshold voltage shift is as a function of stress time for HfAlO nMOSFETs with SiN 1000A capping layer under various temperature. Fig 4-18 shows that the threshold voltage shift is as a function of stress time for HfAlO nMOSFETs with SiN 2000A capping layer under





various temperature. Fig 4-20 shows that the threshold voltage shift is as a function of stress time for HfAlO nMOSFETs with SiN 3000A capping layer under various temperature. The results are also the same compared with HfO<sub>2</sub>. The threshold voltage shift is more serious as the temperature increases. Fig 4-21 and Fig 4-22 express the threshold voltage shift as a function of stress time for HfAlO nMOSFETs with different SiN capping layer under CVS 2V at 25°C and 125°C. We can find that the strain will cause the threshold voltage shift larger than without strain, even if at room temperature or 125°C. Therefore, we can sure that although the strain technique improves the driving current, the reliability is also be degraded. And Fig 3-23 reveals Gmmax degradation rate with different SiN thickness. It also obtains the same result which we expect.




#### ***4-4 Summary***

The CVS reliability of nMOSFETs with  $\text{HfO}_2/\text{SiON}$  and  $\text{HfAlO}/\text{SiON}$  is investigated in this chapter. The CVS under various temperature is also shown. It is believed that CVS degradation is related to the electron traps in gate dielectric. And therefore cause threshold voltage shift. We observe that serious degradation such as threshold voltage shift occurs as SiN capping layer thickens. And we also find that threshold voltage shift with high temperature is larger when the thickness of SiN thickness increases. It can be explained by more Si-H bonds with thicker SiN capping layer which come from the reaction of  $\text{SiH}_4$  and  $\text{NH}_3$  precursor break when constant voltage stress applies or great tensile strain as thickness of SiN capping increase, and it brings about more strain energy which is stored in the channel.





(a)



(b)

Fig 4-1 Bonding configuration at the surface of the (a) (111) Si surface and (b) (100) Si surface.




Fig 4-2 Band diagrams of the Si substrate of a p-channel MOS device (a) negative interface trap charge at flat-band and (b) positive interface trap charge at inversion.




Fig 4-3 Band diagrams of the Si substrate of a n-channel MOS device (a) positive interface trap charge at flat-band and (b) negative interface trap charge at inversion.




Fig 4-4  $I_d$ - $V_g$  for  $\text{HfO}_2$  nMOSFETs before and after stress 1000s with and without SiN capping layer at room temperature.




Fig 4-5 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfO<sub>2</sub> nMOSFETs without SiN.




Fig 4-6 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfO<sub>2</sub> nMOSFETs with SiN 1000A






Fig 4-7 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfO<sub>2</sub> nMOSFETs with SiN 2000A




Fig 4-8 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfO<sub>2</sub> nMOSFETs with SiN 3000A




Fig 4-9 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfO<sub>2</sub> nMOSFETs without SiN capping layer under various temperature




Fig 4-10 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfO<sub>2</sub> nMOSFETs with SiN 1000A capping layer under various temperature




Fig 4-11 Threshold voltage shift ( $\Delta V_{th}$ ) of HfO<sub>2</sub> nMOS as a function of stress time which compares without SiN and with SiN 3000A under CVS 1.5V and CVS 2.5V




Fig 4-12  $G_{m\_max}$  degradation rate for HfO<sub>2</sub> nMOS with different SiN thickness after CVS 1000 sec




Fig 4-13 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO nMOSFETs without SiN




Fig 4-14 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO nMOSFETs without SiN capping layer under various temperature




Fig 4-15 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO nMOSFETs with SiN 1000A




Fig 4-16 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO nMOSFETs with SiN 1000A capping layer under various temperature




Fig 4-17 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO nMOSFETs with SiN 2000A




Fig 4-18 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO nMOSFETs with SiN 2000A capping layer under various temperature




Fig 4-19 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO nMOSFETs with SiN 3000A




Fig 4-20 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO nMOSFETs with SiN 3000A capping layer under various temperature




Fig 4-21 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO nMOSFETs with different SiN capping layer under CVS 2V at 25°C




Fig 4-22 Threshold voltage shift ( $\Delta V_{th}$ ) as a function of stress time for HfAlO nMOSFETs with different SiN capping layer under CVS 2V at 125°C






Fig 4-23 Gmmax degradation rate for HfAlO nMOSFETs with different SiN thickness after CVS 1000secs



## *Chapter 5*

### *Conclusions and Future Work*

#### *5-1 Conclusions*

In this paper, we verify that PECVD SiN capping layer is tensile strain and suitable for nMOSFETs application. Therefore, as SiN capping layer thickness increases, driving current has a huge enhancement. Besides, we observe that interface states become less when SiN capping layer thickens. It may be attributed that a large amount of hydrogen generated from SH<sub>4</sub> and NH<sub>3</sub> and then passivate the interfacial layer and we verify the number of interface states by using charge pumping method. Eventually, we utilize carrier separation method to make sure the current component under inversion and accumulation regions and carrier separation measurement with different temperature is followed to calculate the electron and hole barrier height under inversion region then, we obtain F-P conduction mechanism is matched. This indicates that less barrier height as SiN capping layer increases.

The CVS reliability of nMOSFETs with HfO<sub>2</sub>/SiON and HfAlO/SiON is investigated in this chapter. The CVS under various temperature is also shown. It is believed that CVS degradation is related to the electron traps in gate dielectric. And therefore cause threshold voltage shift. We observe that serious degradation such as threshold voltage shift occurs as SiN capping layer thickens. And we also find that

threshold voltage shift with high temperature is larger when the thickness of SiN thickness increases. It can be explained by more Si-H bonds with thicker SiN capping layer which come from the reaction of SiH<sub>4</sub> and NH<sub>3</sub> precursor break when constant voltage stress applies or great tensile strain as thickness of SiN capping increase, and it brings about more strain energy which is stored in the channel.



## 5-2 Future Work

There are many issues that we can't discuss completely. We list some goals for future work as follows.

1. HRTEM is used to verify real thickness and estimate value of the dielectric constant for HfO<sub>2</sub>/SiON and HfAlO/SiON gate stack.
2. Because of actual CMOS circuit operation, AC gate bias with specific frequency and duty cycle is usually utilized. Therefore, AC stress with Dynamic AC stress application is more realistic and can provide additional insights into the trapping behavior.
3. Fast transient pulsed Id-Vg measurement is also used to evaluate charge-trapping phenomena precisely.
4. Charge pumping measurement on CVS.
5. Find the better recipe of surface treatment to gain good interfacial layer quality.



## Reference

- [1] M. Schulz, Nature (London) 399 (1999) 729-730
- [2] B. H. Lee, A. Mocuta, S. Bedell, H. Chen, D. Sadana, K. Rim, P. O'Neil, R. Mo, K. Chan, C. Cabral, C. Lavoie, D. Mocuta, A. Chakravarti, R. M. Mitchell, J. Mezzapelle, F. Jamin, M. Sendelbach, H. Kermel, M. Gribelyuk, A. Domenicucci, K. A. Jenkins, S. Narasimha, S. H. Ku, M. Jeong, I. Y. Yang, E. Leobandung, P. Agnello, W. Haensch, and J. Welser, "Performance enhancement on sub-70nm strained silicon SOI MOSFETs on ultra-thin thermally mixed strained silicon/SiGe on insulator (TM-SGOI) substrate with raised S/D", *IEDM Tech. Dig.*, pp.946-948, December 2002.
- [3] S. Takagi, T. Mizuno, T. Tezuka, N. Sugiyama, T. Numata, K. Usuda, Y. Moriyama, S. Nakaharai, J. Koga, A. Tanabe, N. Hirashita, and T. Maeda, "Channel structure design, fabrication and carrier transport properties of strained-Si/SiGe-on-insulator (strained-SOI) MOSFETs", *IEDM Tech. Dig.*, pp. 57-60, December 2003
- [4] K. Rim, K. Chan, L. Shi, D. Boyd, J. Ott, N. Klymko, F. Cardone, L. Tai, S. Koester, M. Cobb, D. Canaperi, B. To, E. Duch, I. Babich, R. Carruthers, P. Saunders, G. Walker, Y. Zhang, M. Steen, and M. Jeong, "Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs", *IEDM Tech. Dig.*, pp.47-52, December 2003.
- [5] T. Mizuno, N. Sugiyama, T. Tezuka, T. Numata, T. Maeda, and S. Takagi, "Design for scaled thin film strained-SOI CMOS devices with higher carrier mobility", *IEDM Tech. Dig.*, pp.31-34, December 2002.
- [6]
- [7] M. Y. Ho., H. Gong, G. D. Wilk, B. W. Busch, M.L. Green, W. H. Lin, A. See, S.

- K. Lahiri, M. E. Loomans, P. I. Raisanen, and T. Gustafsson, *Appl. Phys. Lett.* 81, pp.4218, 2002
- [8] A. Callegari, E. Cartier, M. Gribelyuk, H. F. Okorn-Schmidt, and T. Zabel, *J. Appl. Phys.*, vol.90, no. 12, p. 6466 (2001)
- [9] E. P. Guseri, D. A. Buchanai, E. Cartier, et al., *IEDM Tech. Dig.*, pp.223 (2000)
- [10] V. Chan, R. Rengarajan, N. Rovedo, W. Jin, T. Hook, P. Nguyen, J. Chen, E. Nowak, X. Chen, D. Lea, A. Chakravarti, V. Ku, S. Yang, A. Steegen, C. Baiocco, P. Shafer, H. Ng, S. Huang, and C. Wann, "High speed 45 nm gate length MOSFETs integrated into a 90 nm bulk technology incorporating strain engineering," in *Tech. Dig. IEEE Int. Electron Devices Meeting*, 2003, pp. 77–80.
- [11] P.R. Chidambaram, B.A. Smith, L.H Hall, H. Bu, S. Chakravarthi, Y.Kim, A.V. Samoilov, A.T. Kim, P.J. Jones, R.B. Irwin, M.J Kim, A.L.P Rotondaro, C.F Machala, and D.T. Grider, "35% drive current improvement from recessed-SiGe drain extensions on 37 nm gate length PMOS," in *Proc. Symp. VLSI Technology*, 2004, pp. 48–49.
- [12] S.E. Thompson, M. Armstrong, C. Auth, S. Cea, R. Chau, G. Glass, T. Hoffman, J. Klaus, Ma Zhiyong, B. McIntyre, A. Murthy, B. Obradovic, L. Shifren, S. Sivakumar, S. Tyagi, T. Ghani, K. Mistry, M. Bohr, and Y. El- Mansy, "A logic nanotechnology featuring strained silicon," *IEEE Electron Device Lett.*, vol. 25, pp. 191–193, Apr. 2004.
- [13] S.-i. Takagi, J.L. Hoyt, J. Welser, and J.F. Gibbons, "Comparative study, of phonon limited mobility of two-dimensional electrons in strained and unstrained Si metal-oxide-semiconductor field-effect transistors," *J. Appl. Phys.*, vol. 80, no. 3, pp. 1567–1577, Aug. 1996.

- [14] Haizhou Yin, K. D. Hobart, Rebecca L. Peterson, F. J. Kub, S. R. Shieh, T. S. Duffy, and J. C. Sturm, "Fully-depleted Strained-Si on Insulator NMOSFETs without Relaxed SiGE Buffers," *IEDM Tech. Dig.*, pp. 53-56 2003.59
- [15] Issac Lauer, T. A. Langdo, Z. -Y. Cheng, J. G. Fiorenza, G. Breithwaite, M. T. Currie, C. W. Leitz, A. Lochtefeld, H. Badawi. M. T. Bulsara, M. Somerville, and D. A. Antoniadis, *Fellow, IEEE*, "Fully Depleted n-MOSFETs on Supercritical Thickness Strained SOI," *IEEE Electron Device Lett.*, vol. 25, pp. 83-85, Feb. 2004.
- [16] K. Rim, K. Chan, L. Shi, D. Boyd, J. Ott, N. Klymko, F. Cardone, L. Tai, S. Koester, M. Cobb, D. Canaperi, B. To, E. Duch, I. Babich, R. Carruthers, P. Saunders, G. Walker, Y. Zhang, M. Steen, and M. Jeong, "Fabrication and Mobility Characteristics of Ultra-thin Strained Si Directly on Insulator (SSDOI) MOSFETs," *IEDM Tech. Dig.*, 2003.
- [17] J. R. Hwang, J. H. Ho, S.M. Ting, T.P. Chen, Y. Y. Hsieh, C. C. Huang, Y. Y. Chiang, H. K. Lee, Ariel Liu, T.M. Shen, G. Braithwaite, M. Currie, N. Gerrish, R. Hammond, A. Lochtefeld, F. Singaporewala, M. Bulsara, Q. Xiang, M. R. Lin, W. T. Shiau, Y. T. Loh, J. K. Chen, S. C. Chien, and Frank Wen, "Performance of 70nm Strained-Silicon CMOS Devices," *VLSI Symp. Tech. Dig.*, pp. 103-104, 2003.
- [18] S. Ito, H. Namba, K. Yamaguchi, T. Hirata, K. Ando, S. Koyama, S. Kuroki, N. Ikezawa, T. Suzuki, T. Saitoh, and T. Horiuchi, "Mechanical stress effect of etch-stop Nitride and its impact on deep submicron transistor design", in *IEDM Tech. Dig.*, pp.247-250, December 2000.
- [19] A. Shimizu, K. Hachimine, N. Ohki, H. Ohta, M. Koguchi, Y. Nonaka, H. Sato, and F. Ootsuka, "Local mechanical-stress control (LMC): A new technique for CMOS-performance enhancement", in *IEDM Tech. Dig.*, pp.433-436, 2001

- [20] G. Scott, J. Lutze, M. Rubin, F. Nouri, and M. Manley, "NMOS Drive current reduction caused by transistor layout and trench isolation induced stress", in IEDM Tech. Dig., pp.827-830, December 1999.
- [21] T. Matsumoto, S. Maeda, H. Dang, T. Uchida, K. Ota, Y. Hirano, H. Sayama, T. Iwamatsu, T. Ipposhi, H. Oda, S. Maegawa, Y. Inoue, and T. Nishimura, "Novel SOI wafer engineering using low stress and high mobility CMOSFET with <100>-channel for embedded RF/Analog applications," in IEDM Tech. Dig., pp.663-666, December 2002.
- [22] T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann, K. Johnson, C. Kenyon, J. Klaus, B. McIntyre, K. Mistry, A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson, and M. Bohr, "A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors", in IEDM Tech. Dig., pp.978-980, December 2003.
- [23] A. Steegen, M. Stucchi, A. Lauwers, and K. Maex, "Silicide induced pattern density and orientation dependent transconductance in MOS transistors", in IEDM Tech. Dig., pp.497-500, December 1999.
- [24] S. Maikap, M. H. Liao, F. Yuan, M. H. Lee, C. Huang, S. T. Chang, and C. W. Liu, "Package-strain-enhanced device and circuit performance", in IEDM Tech. Dig., pp.233-236, December 2004.
- [25] F. Ootsuka, S. Wakahara, K. Ichinose, A. Honzawa, S. Wada, H. Sato, T. Ando, H. Ohta, K. Watanabe, and T. Onai, "A highly dense, high-performance 130nm node CMOS technology for large scale system-on-a-chip applications", IEDM Tech. Dig., pp.575-578, December 2000.
- [26] S. Ito, H. Namba, K. Yamaguchi, T. Hirata, K. Ando, S. Koyama, S. Kuroki, N. Ikezawa, T. Suzuki, T. Saitoh, and T. Horiuchi, "Mechanical stress effect of



etch-stop Nitride and its impact on deep submicron transistor design”, IEDM Tech. Dig., pp.247-250, December 2000.

[27] T.Ghani et al., IEDM Tech. Dig., pp.978-980. 2003.

[28] C. Zhi-Yuan, M.T. Currie, C.W. Leitz, G. Taraschi, E.A. Fitzgerald, J.L. Hoyt, and D.A. Antoniadis, “Electron mobility enhancement in strained-Si n-MOSFETs fabricated on SiGe-on-insulator (SGOI) substrates,” IEEE Electron Device Lett., vol. 22, pp. 321–323, July 2001.

[29] Mobility enhancement

[30] M. V. Fischetti, Z. Ren, P. M. Solomon, M. Yang, and K. Rim, “Six-band k·p calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness”, J. Appl. phys., vol.94, pp.1079-1095, 2003.

[31] T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann, K. Johnson, C. Kenyon, J. Klaus, B. McIntyre, K. Mistry, A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson, and M. Bohr, “A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors,” in Tech. Dig. IEEE Int. Electron Devices Meeting, 2003, pp. 11.6.1–11.6.3.

[32] M.D. Giles, M. Armstrong, C. Auth, S.M. Cea, T. Ghani, T. Hoffmann, R. Kotlyar, P. Matagne, K. Mistry, R. Nagisetty, B. Obradovic, R. Shaheed, L. Shifren, M. Stettler, S. Tyagi, X. Wang, C. Weber, and K. Zawadzki, “Understanding stress enhanced performance in Intel 90 nm technology,” in Proc. Symp. VLSI Technology, 2004, p. 118.

[33] J.-S. Goo, Q. Xiang, Y. Takamura, F. Arasnia, E. N. Paton, P. Besser, J. Pan, and M. Lin, “Band offset induced threshold variation in strained-Si nMOSFETs”, IEEE Electron Device Lett., vol. 24, pp.568-570, September 2003.

- [34] S. E. Thompson, G. Sun, K. Wu, J. Kim, and T. Nishida, "Key differences for process-induced uniaxial vs. substrate-induced biaxial stressed Si and Ge channel MOSFETs", in IEDM Tech. Dig., pp.221-224, December 2004.
- [35] W. Zhao, J. He, R. E. Belford, L. Wernersson, and A. Seabaugh, "Partially depleted SOI MOSFETs under uniaxial tensile strain", IEEE Trans. Electron Devices, vol. 51, pp.317-323, March 2004.
- [36] W. Mizubayashi, N. Yasuda, H. Ota, H. Hisamatsu, K. Tominaga, K. Iwamoto, K. Yamamoto, T. Horikawa, T. Nabatame, and A. Toriumi, "Carrier separation analysis for clarifying leakage mechanism in unstressed and stress HfAlO<sub>x</sub>/SiO<sub>2</sub> stack dielectric layers," *IEEE Reliability Physics Symposium*, pp. 188-193, 2004.
- [37] M. Houssa, M. Naili, V. V. Afanas'ev, M. M. Heyns, and A. Stesmans, "Electrical and Physical Characterization of High-K Dielectric Layers," in *Tech. Dig. Symp. on VLSI Technology*, pp. 196-199, 2001.
- [38] T. King, J. R. Pfister, and K. C. Saraswat, "A variable-work-function polycrystalline-Si<sub>1-x</sub>Ge<sub>x</sub> gate material for submicrometer CMOS technologies", IEEE Electron Device Lett., vol. 12, pp. 533 - 535, October 1991.
- [39] T. Sadoh, Fitrianto, A. Kenjo, A. Miyauchi, H. Inoue and M. Miyao, "Mechanism of Improved Thermal Stability of B in Poly-SiGe Gate on SiON", Jpn. J. Appl. Phys. vol. 41, pp.2468, 2002
- [40] T. Aoyama, K. Suzuki, H. Tashiro, Y. Tada, and H. Arimoto, "Flat-band voltage shifts in P-MOS devices caused by carrier activation in P+-polycrystalline silicon and boron penetration", in IEDM Tech. Dig., pp.627-630, December 1997.
- [41] H. P. Tuinhout, A. H. Montree, J. Schmitz, and P. A. Stolk, "Effects of gate depletion and boron penetration on matching of deep submicron CMOS transistors", in IEDM Tech. Dig., pp.631-634, December 1997.
- [42] T. King, J. R. Pfister, J. D. Shott, J. P. McVittie, and K. C. Saraswat, "A

polycrystalline-Si<sub>1-x</sub>Gex-gate CMOS technology”, in IEDM Tech. Dig., pp.253-256, December 1990.

[43] V. Z. Li, M. R. Mirabedini, R. T. Kuehn, J. J. Wortman, and M. C. Öztürk, “Single gate 0.15 $\mu$ m CMOS devices fabricated using RTCVD in-situ boron doped Si<sub>1-x</sub>Gex gates”, in IEDM Tech. Dig., pp.833-836, December 1997.

[44] C. Salm, D. T. van Veen, D. J. Gravesteijn, J. Holleman, and P. H. Woerlee, “Diffusion and electrical properties of boron and arsenic doped poly-Si and poly-GexSi<sub>1-x</sub> (x ~ 0.3) as gate material for Sub-0.25  $\mu$ m complementary metal oxide semiconductor applications”, J. Electrochem. Soc., vol.144, pp.3665–3673, 1997

[45] B. E. Deal, M. Sklar, A. S. Grove, and E. H. Snow, J. Electrochem. Soc. **114**, 266 ~1967!.

[46] D. Frohman-Bentchkowsky, “A fully decoded 2048-bit electrically programmable FAMOS read-only memory”, IEEE J Solid-State Circuits, vol.6, pp.301-306, October 1971

[47] N. Sano, M. Tomizawa, A. Yoshii, “Temperature dependence of hot carrier effects in short-channel Si-MOSFETs’ in IEEE Transactions on Electron Devices, vol 42 , no 12, 1995, pp.2211-2216

[48] M.F. Lu, S. Chiang, A. Liu, S. H. Lu, M. S. Yeh, J. R. Hwang, T.H. Tang, W.T. Shiau, M. C. Chen and T. Wang, “Hot carrier degradation in novel strained-Si nMOSFETs”, in Proc. Int. Reliability Physics Symp., pp 18-22, 2004

[49] *IEEE Electron Device Lett.*, Vol 23, pp. 98-99, Feb 2002

[50] *IEDM Tech. Dig.*, pp. 19-22, 2000.

# 簡歷

姓名：邱大峰

性別：男

年齡：23 歲（民國 72 年 8 月 28 日）

籍貫：台灣省台北市

學歷：私立淡江大學電機工程學系（90.9-94.6）

國立交通大學電子工程研究所（94.9-96.7）

碩士論文題目：



**Investigation of HfO<sub>2</sub>/SiON and HfAlO/SiON  
gate stack on the Characteristics of MOSFETs**

二氧化鈣與氧化鋁鈣堆疊式閘極  
在金氧半場效電晶體上的特性研究