

國立交通大學

電子工程學系 電子研究所

碩士論文

適用於展頻時脈之多重交替式轉態取樣技
術與時脈資料回復電路



**Clock and Data Recovery for Spread
Spectrum Clock using Multiple Alternating
Edge Sampling**

指導教授：周世傑 博士

研究生：鄭元樸

中華民國 九十六年 十一月



適用於展頻時脈之多重交替式轉態取樣技術與
時脈資料回復電路

**Clock and Data Recovery for Spread Spectrum
Clock using Multiple Alternating Edge
Sampling**

研究生：鄭元樸

Student : Yuan-Pu Cheng

指導教授：周世傑 博士

Advisor : Dr. Shyh-Jye Jou

國立交通大學
電子工程學系 電子研究所碩士班
碩士論文

A Thesis

Submitted to Department of Electronics Engineering & Institute of Electronics
College of Electrical and Computer Engineering
National Chiao Tung University
in partial Fulfillment of the Requirements
for the Degree of Master of Science
in
Electronics Engineering
December 2007

Hsinchu, Taiwan, Republic of China

中華民國九十六年十二月



適用於展頻時脈之多重交替式轉態取樣技術與時脈資料回復電路

研究生：鄭元樸

指導教授：周世傑 博士

國立交通大學
電子工程學系 電子研究所碩士班

摘要

各式的高效能低成本串列傳輸技術廣泛應用於各種現代電子產品中，而時脈資料回復電路則是高速串列傳輸系統接收端中最關鍵的部分。現代時脈資料回復電路設計的趨勢包括：隨著資料頻寬的提升與成本的下降，多通道的串列傳輸已成為主流。而數位設計的時脈資料回復電路往往比類比電路設計更適合於此類應用且不受製程/電壓/溫度變化的影響。另外，為了對抗電磁波干擾的問題，展頻技術也被運用在資料傳輸內，因此時脈資料電路需要具備從展頻時脈中回復正確資料的能力。

在本論文中，我們提出一個操作在 6Gbps，符合 SATA 第三代規格的時脈資料回復電路。本設計具備了頻率合成迴路與時脈回復迴路之雙迴路，其各自獨立的特性使得它適合應用在多通道的串列傳輸。而數位實現的時脈資料回復演算法可針對不同應用而彈性調整其迴路特性，可增加應用性與可靠度。二階的數位迴路演算法可以克服頻率上的誤差並可適用於展頻資料加以追蹤與回復，並符合 SATA 第三代的要求。在迴路中所使用之相位內插器高達 $1/32$ 位元時間的相位解析度使得相位追蹤誤差小而不致增加位元錯誤率。

在高速時脈資料回復電路中，二元相位偵測器是主流的趨勢。但是二元相位偵測的非線性行為卻會為相位追蹤迴路帶來諸多不利影響，如：增益隨抖動量改



變、穩態下震盪等。因此我們提出「多重交替式轉態取樣技術」，能有效的使二元相位偵測器的增益線性化，從而達到高速且穩定的相位追蹤。

實作品片使用聯電標準臨界電壓 90 奈米互補式金氧半導體製程來製造，佈局後之模擬的資料頻率為 5.5Gbps 到 6.5Gbps，回復時脈的峰對峰抖動值為 17.52ps。在操作電壓源為 1.0V 之下，電路總體功率為 55mW。





Clock and Data Recovery for Spread Spectrum Clock using Multiple Alternating Edge Sampling

Student: Yuan-Pu Cheng

Advisor: Prof. Shyh-Jye Jou

Department of Electronics Engineering
Institute of Electronics
National Chiao Tung University

Abstract

Recently, many high-speed and low cost serial link transmission technologies are developed and are widely used in every modern electronic product. The clock and data recovery module is the most important component in the receiver end of high speed serial link systems. Modern trend of CDR circuit design includes: First, as the increase of transmission bandwidth and the decrease of fabrication cost, multi-channel transmission system has become the mainstream. Second, digitally implemented CDRs are often more favorable than analog ones for the wide applicability and robustness against PVT (process, voltage, temperature) variations. Finally, in order to reduce EMI (electro-magnetic interference) problem, spread spectrum clock technology is used in data transmission. Therefore it is necessary for CDR to recover correct data from spread spectrum clock transmission.

In this thesis, we propose a CDR circuit that operates at 6Gbps and conform to specifications of SATA generation three. This design incorporates dual-loop, the frequency synthesizer loop and clock/data recovery loop are independent from each



other, making this CDR suitable for multi-channel serial link applications. The digitally implemented phase tracking algorithm is programmable to change the loop characteristic for different jitter conditions, enhancing the applicability. The 2nd-order digital loop algorithm can track frequency deviation and is therefore suitable for spread spectrum clock transmission. The tracking for SSC conforms to SATA generation three specifications. In the loops, The phase interpolator has a resolution of 1/32 UI and is enough to keep phase error small and BER low.

In the high speed CDR, binary phase detection is the mainstream. However the non-linear characteristic of binary phase detection introduces unwanted effects like PD gain varies with jitter amplitude, and oscillatory steady state of phase tracking. Therefore we propose the Multiple-Alternating Edge Sampling (M-AES) to linearize the PD gain and acquire high speed and stable phase detection.

The test chip is fabricated in UMC 90nm CMOS regular-Vt process. The post-layout simulated data rate from 5.5Gbps to 6.5Gbps, the peak-to-peak jitter is 17.52ps. The analog circuit power consumption is 55mW under 1.0V supply voltage.



誌謝

首先我要感謝周世傑老師在我碩士生涯中細心的指導與鼓勵。從帶進混合信號電路的領域到指導口頭報告的技巧，老師的指導讓我在求學生涯獲益良多。謝謝老師對我們生活與做人處事的關心，老師口中「Study hard, Play hard」的信念也讓我們的研究生活充實而愉快。祝福老師家庭幸福，也祝老師的研究群蒸蒸日上。同時也感謝劉深淵教授、陳巍仁教授與蔡嘉明教授撥空參加口試，並賜予寶貴的意見讓我的論文更加完整。

其次我要特別感謝林志憲博士在我研究過程中給予的引導，沒有他的幫助我的論文變無法完成。謝謝他提供創新的想法與寶貴的經驗，同時每次的討論也都讓我增長不少經驗。祝福喜事將近的您有美滿的婚後生活。

接著我要感謝在我的研究生生活裡，曾與我共事的學長、同學、學弟與朋友們。謝謝我研究的夥伴，彥穎。你對專業的認真執著與平時的風趣幽默形成很大的對比，是我在研究與生活上的好搭擋。謝謝在製程與儀器上方面幫助我許多的志龍學長與嘉琳學姐，謝謝昌敏學長、誌華學長和舌燦蓮花的瑋昌學長給了我愉快的碩一實驗室生活。謝謝我的同學和朋友們：俊男、國光、俊誼、建君、宜興、珣益、茂成、建甫、秉威，不論是大家一起打屁、電動、吃火鍋、羽毛球棒球，或是出遊、爬山溯溪泛舟，你們的陪伴給了我精彩難忘的碩士回憶。謝謝實驗室的學弟妹們，喻軒、舒蓉、昭安、祥牲、運祥，只能對你們說一句「下線尚未成功，畢業仍須努力」，希望我們的成果對你們能有些幫助。另外要謝謝在新竹的教會朋友們：詠麟、牧天、評任、宏瑋、梁軒、若琪、珮淇、沐恩，謝謝傅老師、慈雲姐與潘傳哥，你們讓我的研究生生活更有意義和努力的目標。願神祝福你們。



最後也最重要，我要感謝我的父母。謝謝你們給我無憂無慮的學生生活，體諒我的忙碌，支持我的選擇。謝謝你們的付出和關懷，讓我可以朝我的目標邁進。謝謝女友亭瑋的陪伴與支持，與你的相處讓我成長許多，成為更成熟負責的人。我珍惜每次與你們的團聚，希望將來我能不負你們的期望。

鄭元樸

于 新竹交大

2007. 12. 31





Contents

Table of Contents

List of Figures	iii
List of Tables.....	v
Chapter 1 Introduction	1
1.1 Introduction of High-Speed Serial Link	1
1.2 Transceiver of the Physical Layer.....	2
1.3 Motivations and Goals	3
1.4 Thesis Organization	4
Chapter 2 Oversampling Based Clock Data Recovery	6
2.1 Introduction to Clock Data Recovery	6
2.2 Comparisons of Oversampling CDR Algorithms and Architectures	8
2.2.1 Blind Oversampling Scheme	9
2.2.2 Feed-Back Phase Adjusted Scheme	10
2.2.3 Feed-Forward Phase adjusted Scheme.....	12
2.3 Timing and Data Format Specifications	13
2.3.1 Data Format	13
2.3.2 Timing and Jitter Performance.....	14
2.3.3 Spread Spectrum Clock.....	16
Chapter 3 A 2 nd -Order Phase/Frequency tracking Algorithm for Feed- Forward Phase Adjusted CDR.....	19
3.1 Overview.....	19
3.2 Phase/Frequency tracking CDR.....	21
3.2.1 Pre-Filter	22
3.2.2 Proportional Path	23
3.2.3 Integral Path	26
3.2.4 Phase Rotation Counter and Decoder	27
3.3 Phase Selection	30
3.3.1 Phase Multiplexer	32
3.3.2 Phase Interpolator	34
3.3.3 Data sampler	34
3.4 Simulation Results	35
3.4.1 Behavior Modeling	35
3.4.2 Circuits Simulation	42
Chapter 4 Multiple Alternating Edge Sampling (M-AES) Scheme.....	48
4.1 Overview.....	48

Contents

4.2	Edge sampling schemes	50
4.2.1	Proposed M-AES Scheme.....	50
4.2.2	Edge sampling schemes and PD output.....	52
4.2.3	Edge sampling schemes and Jitter performance	54
4.3	Implementation of M-AES Scheme.....	63
Chapter 5	Experimental Results.....	67
5.1	Design flow and methodology	67
5.2	Layout	69
5.3	Measurement Considerations.....	71
Chapter 6	Conclusions and Future Works.....	73
6.1	Conclusions.....	73
6.2	Future Works.....	74
References	76



List of Figures


FIG. 1. 1 TYPICAL ARCHITECTURE OF SERIAL LINK TRANSCEIVER.....	3
FIG. 2. 1 THE TRACKING TYPE CDR.....	8
FIG. 2. 2 BLIND OVERSAMPLING CDR.....	9
FIG. 2. 3 THE BLIND OVERSAMPLING ALGORITHM USING CENTER PICKING SCHEME.....	10
FIG. 2. 4 FEED-BACK PHASE ADJUSTED CDR.....	11
FIG. 2. 5 FEED-FORWARD PHASE ADJUSTED CDR.....	12
FIG. 2. 6 RECEIVER EYE DIAGRAM [31].....	15
FIG. 2. 7 THE TARGET JITTER TOLERANCE MASK. [32].....	16
FIG. 2. 8 MODULATION PROFILES AND THEIR CORRESPONDING SPECTRUMS (A) SINUSOIDAL (B) TRIANGLE (C) SAW-TOOTH.....	18
FIG. 2. 9 TARGET SSC SPECIFICATION OF OUR CDR.....	18
FIG. 3. 1 (A) THE CONCEPT OF 2 ND -ORDER CDR. (B) THE PROPOSED 2 ND -ORDER CDR.....	20
FIG. 3. 2 THE BLOCK DIAGRAM OF PROPOSED CDR.....	22
FIG. 3. 3 (A) THE IDEAL OPERATION OF DATA AND EDGE SAMPLING. (B) UNDER JITTERY CONDITION, THE OPERATION OF BINARY PD AND PRE-FILTER.....	23
FIG. 3. 4 (A) THE ARCHITECTURE OF PROPORTIONAL PATH. (B) THE OPERATION OF PROPORTIONAL PATH. (C) THE OPERATION WITH NEGATIVE VALUES.....	25
FIG. 3. 5 THE ARCHITECTURE OF INTEGRAL PATH.....	26
FIG. 3. 6 SIMULATED PHASE ERROR IN STEADY STATE (A) WITH (B) WITHOUT COUNTER TRUNCATION BIT.	28
FIG. 3. 7 A SIMPLIFIED PROPORTIONAL, INTEGRAL AND COUNTER GRAPH.....	29
FIG. 3. 8 THE MULTI-PHASE VCO AND PHASE SELECTION BLOCK.....	30
FIG. 3. 9 (A) THE PHASE MULTIPLEXER (B) THE PHASE INTERPOLATOR.....	33
FIG. 3. 10 THE DATA SAMPLER (A) COMPARATOR (B) AMPLIFIER/LATCH.....	34
FIG. 3. 11 THE DISCRETE-TIME MODEL OF THE PROPOSED CDR.....	35
FIG. 3. 12 THE DETAIL MATLAB MODEL OF CDR.....	37
FIG. 3. 13 SIMULATION RESULTS OF PERIODIC JITTER WITH CONDITIONS SHOWN IN TABLE 3. 3.....	38
FIG. 3. 14 SIMULATION OF FIG. 3. 12(B) WITH $G_1 = 1/64$	39
FIG. 3. 15 PHASE ADJUSTMENTS IN ONE SSC MODULATION PERIOD.....	40
FIG. 3. 16 PHASE TRACKING ERROR IN SSC&PJ SIMULATION.....	41
FIG. 3. 17 SIMULATED JITTER TOLERANCE MASK.....	42
FIG. 3. 18 SIMULATION RESULTS OF SAMPLER CIRCUIT.....	44

Contents

FIG. 3. 19 (A) K28.5 INPUT PATTERN (B) VERIFICATION OF CDR FUNCTIONALITY.	44
FIG. 3. 20 THE ROTATION OF 160 PHASE.	45
FIG. 3. 21 THE COMPARISON OF GROUP GAPS AND PHASE STEPS.	45
FIG. 3. 22 RECOVERED CLOCK JITTER IN NON-SSC SIMULATION.	46
FIG. 3. 23 THE SPECTRUM OF RECOVERED CLOCK AND RX CLOCK IN SSC SIMULATION.	46
FIG. 4. 1 THE PROPOSED MULTIPLE ALTERNATING EDGE SAMPLING	51
FIG. 4. 2 PHASE STEP TRACK (A) W.O. AES (B) W.I. AES.	51
FIG. 4. 4 DIFFERENT JITTER SIGMA CONDITIONS FOR COMPARISON OF PD OUTPUT.	53
FIG. 4. 4 THE PD OUTPUTS FOR DIFFERENT EDGE SAMPLING SCHEMES.	53
FIG. 4. 5 THE CALCULATION OF BER.	54
FIG. 4. 6 THE ASYMMETRIC JITTER CONDITIONS.	55
FIG. 4. 7 THE SIMULATION RESULTS OF ASYMMETRIC JITTER CASE 1.....	56
FIG. 4. 8 THE SIMULATION RESULTS OF ASYMMETRIC JITTER CASE 2.....	57
FIG. 4. 9 THE SIMULATION RESULTS OF ASYMMETRIC JITTER CASE 3.....	58
FIG. 4. 10 THE SIMULATION RESULTS OF ASYMMETRIC JITTER CASE 4.....	59
FIG. 4. 11 THE SIMULATED BER FOR $\Sigma=0.02$	60
FIG. 4. 12 THE SIMULATED BER FOR $\Sigma=0.06$	60
FIG. 4. 13 THE SIMULATED BER FOR $\Sigma=0.10$	61
FIG. 4. 14 (A) AES EDGE SAMPLING (B) DATA SAMPLING.....	65
FIG. 4. 15 SIMULATION OF AES.....	66
FIG. 5. 1 THE DESIGN AND IMPLEMENT FLOW OF CDR.....	68
FIG. 5. 2 LAYOUT VIEW OF TEST CHIP.....	70
FIG. 5. 3 TEST ENVIRONMENT SETUP.....	72

List of Tables

TABLE 1.1 INDUSTRIAL STANDARDS OF HIGH-SPEED SERIAL LINK	2
TABLE 2.1 GENERATIONS OF SATA [29]	13
TABLE 2.2 THE PARAMETER OF RECEIVER EYE DIAGRAM	15
TABLE 2.3 THE REQUIREMENTS OF JITTER TOLERANCE MASK.....	16
TABLE 3. 1 THE OPERATION OF DIFFERENT COUNTER GAIN.	29
TABLE 3. 2 THE OPERATION OF PHASE SELECTION	32
TABLE 3. 3 SUMMARY OF FIG. 3. 13.....	39
TABLE 3. 4 CDR SIMULATION SUMMARY.....	47
TABLE 4. 1 THE SIMULATED BER FOR $\Sigma=0.02UI$	62
TABLE 4. 2 THE SIMULATED BER FOR $\Sigma=0.06UI$	62
TABLE 4. 3 THE SIMULATED BER FOR $\Sigma=0.10UI$	62
TABLE 5. 1 THE PAD ASSIGNMENT OF TEST CHIP.....	70
TABLE 6. 1 COMPARISON WITH RECENT WORKS.....	74



Chapter 1

Introduction

1.1 Introduction of High-Speed Serial Link



The prospering of multi-media application and communication has induced rapid growth of transmission bandwidth. The rapid growth of computing power and digital contents soon moves the performance bottleneck to the peripheral I/Os and network interconnects. As a result, a variety of high-speed and low cost serial link technologies are invented. The high-speed serial link plays major role in every modern electronic product, ranging from micro-structure within micro-processors, peripheral I/O, area networks, panel display interfaces, to inter-continental optical fiber networks. The common characteristics are low swing differential signals with current mode transmission because of the finite bandwidth of channel, low-power and noise immunity. A list of widely applied high-speed serial link standard is shown in Table 1.1[1]-[7].

Chapter 1

Table 1.1 Industrial standards of high-speed serial link

Standards	Speed
USB 2.0 (High Speed)	480Mb/s [1]
RAMBUS	800Mb/s (each) [2]
IEEE 802.3	1Gb/s [3]
IEEE 1394b	1.6Gb/s –3.2Gb/s [4]
OC-48	2.488Gb/s
PCI-EXPRESS	2.5Gb/s [5]
Serial ATA	1.5/3/6Gb/s [6]
OC-192	9.953Gb/s
IEEE 802.3ae	10Gb/s [7]
OC-768	39.813Gb/s

1.2 Transceiver of the Physical Layer

Fig. 1.1 shows the typical architecture of modern serial link transceivers. It includes a PLL as clock generator, Encoder, Decoder, PISO (Parallel In Serial Out), SIPO (Serial In Parallel Out), transmitter Driver, receiving Sample and Hold circuit, and an Equalizer. The Encoder and Decoder are composed of Scrambler and 8B/10B [8].

Scrambler provides advantages of data transition, encryption, and spread spectrum. 8B/10B coding is used for DC balance and provides enough transitions for clock data recovery to extract phase information, significantly increases the probability of detecting single or multiple errors during transmission. PISO converts the parallel data into binary sequence; conversely the SIPO recovers received data




Fig. 1.1 Typical architecture of serial link transceiver.

into parallel bus.

The transmitter Driver may use high speed current mode logic (CML) to drive data into impedance matched copper line, or use laser diodes to drive optic fiber. At the receiver, an Equalizer is often used in high transfer rate to conquer the attenuation from the band-limit effect of long distance channels. The Sample and Hold circuit samples the receiving sequence at the correct time point to extract correct data.

The clock and data recovery (CDR) circuit at receiving side is especially important due to high speed transfer rate and noisy environment. Its function is to synchronize the local clock to the receiving clock, eliminates phase and frequency errors and to put the sample point correctly at the data opening.

1.3 Motivations and Goals

The requirements of high data rate and highly integration of modern high speed serial link motivates the design of clock and data recovery circuit that is able to work at multi-Gb/s and is suitable in large scale integration.

The proposed CDR is a 2nd-order phase/frequency tracking, feed-forward phase

Chapter 1

adjusted CDR with Multiple Alternating Edge Sampling (M-AES) function. The CDR is able to track spread spectrum clock and is suitable for Multi-I/O integration.

The developing SATA generation 3 provides a good design example because of the high speed and similarity to a variety of modern high speed serial applications, such as HDMI [9] and PCI-E [5]. This work presents the design and implementation of a CDR applicable to SATA -III specifications. The specifications of SATA-III are investigated and become design target. The theory analysis and behavioral simulation will be carried out in MATLAB. The functional circuits designed in HSPICE and Verilog are simulated in mixed-signal simulator Nanosim. The test chip will be fabricated in UMC 1P9M 90nm 1.0V Regular-Vt CMOS process.

1.4 Thesis Organization



The thesis organization is described as follows:

Chapter 2 introduce the modern clock and data recovery circuits, including design trends from tracking type to various oversampling types of CDR. The specifications of data, timing and spread spectrum are also investigated.

Chapter 3 describes the 2nd-order Phase/Frequency tracking algorithm for Feed-Forward Phase Adjusted CDR. Algorithm and theories are analyzed; implementations, behavioral and circuit simulations are carried out.

Chapter 4 describes the Multiple Alternating Edge Sampling methodology used to improve CDR loop behavior. Theoretical analysis and implementation results are done and compared with different scenarios.

Chapter 5 shows the experimental results and describes the measurement consideration for the test chip.

Chapter 1

Chapter 6 is the conclusion and future work that may improve the CDR.



Chapter 2

Oversampling Based Clock Data Recovery



2.1 Introduction to Clock Data Recovery

In multi-gigabit serial link systems, due to the extremely high data rate, the bit time becomes small comparing to signal propagation time. It is therefore impractical to provide additional serial clock with a separate wire because even the slightest difference in length of the data and clock line will introduce significant skew. In modern high speed serial links, the clock is no longer transmitted through the channel, but is extracted from the data by the clock and data recovery (CDR) circuits. The CDR must detect the phase and frequency information from the received data transition and adjust the local clock generator to recover the link clock signal. The recovered clock is then used to sample the received data stream at the optimal point,

Chapter 2

i.e. the point that offers most timing margin against jittery input and the least recovered data bit-error rate (BER). The CDR is therefore an important building block in the receiver architecture, and is used in many serial protocols, such as Gigabit Ethernet, serial ATA, PCI-Express, HDMI, SONET/SDH, XAUI, etc.

The development of CDR circuits has brought out a variety of architecture that is shooting for different applications. As shown in Fig. 2.1, the earlier design [10]-[12], and [13] incorporate a Phase-Locked-Loop (PLL) in the CDR loop to track the phase and frequency of incoming bit stream. The tracking type CDR design is straightforward, but suffers from speed limitation due to linear phase detection. Also the direct use of PLL to recover clock leads to undesired bandwidth conflict. In general, the bandwidth requirements of PLL loop and CDR loop may be different with respect to the need of PLL phase noise immunity, CDR tracking ability, and the stability of tracking behavior due to low input SNR. Such bandwidth issue leads to the development of oversampling CDR [14] - [24]. The oversampling CDR does not use PLL directly to track the phase and frequency of incoming data. Instead, a separate feedback phase/frequency recovery loop chooses among multiple phase from PLL to track the receive stream. The dual-loop architecture also has additional benefits that will be explained later.





Fig. 2.1 The Tracking type CDR

2.2 Comparisons of Oversampling CDR Algorithms and Architectures



The oversampling CDR consist of a frequency synthesise loop and a phase/frequency recovery loop. The frequency synthesise loop provides the clock for recovery loop to work in a plesiochronous condition. That is, the frequency and phase is very close to the receiving data, so that the recovery loop can further minimize the difference. The dual-loop architecture provides an additional advantage for modern high traffic serial link application [14] [24]. In modern communication systems, multi-IO systems integrated on System-On-Chip (SOC) is desired because the high data rate requirements and reduced area and power. For multi-IO systems, many dual-loop CDRs can share one common frequency synthesise loop to provide plesiochronous clock, while each recovery loop is independent from other IOs and function individually. This dual-loop provides great power and area savings, as PLL is




Fig. 2.2 Blind Oversampling CDR.

generally area and power consuming.

The oversampling CDR uses multiple sample point per data unit interval (UI) to acquire phase lead/lag information. For example, a 2X-oversampling CDR has a data-sampling and an edge-sampling for every UI, and the sampled info is compared to each other to tell the lead or lag information. This is the binary phase detection which is suitable for high speed application, but may introduce some unfavorable effects that can be overcome by M-AES proposed in Chapter 4.

2.2.1 Blind Oversampling Scheme

As shown in Fig. 2.2, the blind oversampling CDR [14][15][24][27] consist of a Multi-Phase PLL as frequency synthesizer loop and an all digital data recovery loop. In Fig. 2.3, the blind oversampling detects the data transition and chooses from the multiple phases from PLL: p_0 , p_1 and p_2 , and the result of the sampling phase that best samples the data eye opening is used as recovered data. This blind oversampling does not include feedback loop and can be digitally implemented, therefore it is suitable for soft Silicon Intellectual Property (SIP) application. The parameters of




Fig. 2.3 The Blind Oversampling algorithm using center picking scheme.

digital filter can be adjustable regarding different specifications. However, the blind oversampling technique lacks the frequency tracking ability and requires huge traffic buffer when there is frequency deviation between Tx/Rx. Due to the nature of blind oversampling, the data is recovered without the information of the correct frequency; therefore no clock signal is recovered. For modern serial link specification that requires spread spectrum clocks, the design will be insufficient.

2.2.2 Feed-Back Phase Adjusted Scheme

Fig. 2.4 shows the Feed-Back Phase Adjusted CDR [21] [22] [23]. Incoming data is sampled by edge sampling clock and data sampling clock provided by multi-phase VCO, and the phase detector extracts lead/lag information. The information, after digitally filtered, is used to alter the phase of feedback clock of the PLL by phase multiplexer and phase interpolator, thereby changes the V_{ctrl} and the multi-phase




Fig. 2.4 Feed-Back Phase Adjusted CDR.

VCO clock to track incoming data. This architecture has advantages from the fact that the feedback clock is phase adjusted. First, the phase discontinuity produced in phase selection can be filtered out by loop filter, thus the jitter of sampling clock can be reduced. Second, all phases from VCO is altered simultaneously to track the incoming data, therefore greatly reduce the number of phase multiplexer and phase interpolator required, hence reduce great power and area.

However, because the PLL loop and clock recovery loop are simultaneously altered, this architecture suffers the bandwidth requirements conflict as mentioned before. Moreover, as the PLL loop is no longer independent from CDR loop, when applied in multi-IO systems, each CDR will require one PLL to provide plesiochronous clock. It is again a great demand of area and power, leads to an unfavorable choice for multi-IO applications.




Fig. 2. 5 Feed-Forward Phase Adjusted CDR

2.2.3 Feed-Forward Phase adjusted Scheme

Due to the drawbacks of feed-back phase adjusted CDR, the frequency synthesize loop (PLL) and clock recovery loop must be independent from each other [16][17][18]. As shown in Fig. 2. 5, the phase selection is moved away from PLL's feedback clock to the direct output of multi-phase VCO. In our proposed architecture, bandwidth conflict is avoided and can support multi-IO applications. Multiple phase multiplexer and phase interpolator are used in phase selection because of parallel sampling. Fig. 2. 5 shows the case with parallel sampling of five bits. This will have extra four multiplexer and interpolator blocks, but trades for application flexibility, and much more power/area saving in multi-IO systems.

2.3 Timing and Data Format Specifications

Our proposed CDR is targeted for modern multi-gigabit serial transmission systems that are applicable to various standards. One suitable standard is Serial Advanced Technology Attachment Generation 3 (SATA-III) [29]. The SATA is a high speed interconnection applied in computer and storage devices like hard disk and optical drives and is expected to replace the widely used ATA technology. Although SATA-II already found applicability in modern hard disk drive and is able to cover foreseeable improvement of hard disk drive transfer rate in near future, SATA-III is still being developed and will be used in port multipliers, solid-state drives, and the continuing of storage evolution based on historic trends [30]. Table 2.1 shows the generations of SATA.



2.3.1 Data Format

Because the specification of SATA-III is still under development, our proposed

Table 2.1 Generations of SATA [29]

	Generation 1	Generation 2	Generation 3
Approximate speed (8b side)	1.2 Gbits/s (150 Mbytes/sec)	2.4 Gbits/s	4.8 ¹ Gbits/s
Approximate speed (10b side)	1.5 Gbits/sec	3.0 Gbits/sec	6.0 ¹ Gbits/sec
Estimated introduction date	mid 2001	mid 2004	mid 2007
Connector		Same as Gen 1	May be upgraded
Cable		Same as Gen 1	May be upgraded
Signaling compatibility		Compatible with Generation 1	Compatible with Generation 2 - may be compatible with Generation 1
NOTE –			
1. These speed specifications and schedules are subject to change			

CDR will use the known specifications of SATA-II. According to [29], the data rate is 6Gb/s. The receiver should be able to detect differential NRZ stream with data rates of ± 350 ppm with 0/-5000 ppm spread spectrum clock from nominal rate. The minimum and maximum differential input voltage is 275mV and 750mV respectively.

2.3.2 Timing and Jitter Performance

The timing requirements are specified in eye diagram and jitter performances. Although eye diagram is not specified in SATA documents, it can be referenced from 3Gb/s standards of Serial Attached SCSI which is capable of interoperating with SATA [31]. Fig. 2.6 shows the eye diagram and Table 2.2 shows the parameters.

The jitter performance is specified in [29] and is divided into 2 categories: one is random jitter (RJ), which arises from thermal noise and is an unbounded Gaussian distribution. It is normally measured in standard deviation (σ_{RJ}) and as a rule of thumb, the data transition edge can be 14 times of the standard deviations away from the mean during 10^{12} data transmitted. The other class of jitter is deterministic jitter (DJ), which composes of duty cycle distortion, data dependent (ISI), periodic and uncorrelated bounded. DJ is characterized by bounded, peak-to-peak value.

To ensure 10^{-12} Bit Error Rate (BER), SATA calculates total jitter (TJ) by

$$TJ = DJ + 14 * \sigma_{RJ} \quad (2.1)$$

Given $TJ=0.60UI$ and $DJ=0.42UI$ [29], one can calculate that $\sigma_{RJ}=0.013UI$, and this will be the target specification.

Chapter 2

Jitter tolerance mask is another important measure of CDR systems that describes the frequency response of the CDR loop under the input phase variations. The jitter tolerance mask is not clearly specified in SATA, therefore we reference the tolerance standard of synchronous digital hierarchy (SDH) STM-64 interface [32], whose data rate is 10 Gb/s, as our design target specification. The specifications are shown in Fig. 2.7 and Table 2.3. From the specification we can see that CDR is required to track low frequency jitter to very large amplitude, while high frequency (>10MHz) jitter is allowed to pass directly without any tracking.




Fig. 2.6 Receiver eye diagram [31]

Table 2.2 The parameter of receiver eye diagram

	Units	Alias	Value
Min. Rx differential input Voltage	mV(P-P)	Z1	275
Max. Rx differential input Voltage		Z2	750
Half of maximum jitter	UI	X1	0.275
Center UI		X2	0.500




Fig. 2.7 The target jitter tolerance mask. [32]

Table 2.3 The requirements of jitter tolerance mask.

Frequency	Requirement
$10 < f \leq 12.1$	2490 UI
$12.1 < f \leq 20 \text{ k}$	$3.0 * 10^4 f^{-1} \text{ UI}$
$20 \text{ k} < f \leq 400 \text{ k}$	1.5 UI
$400 \text{ k} < f \leq 4 \text{ M}$	$6.0 * 10^5 f^{-1} \text{ UI}$
$4 \text{ M} < f \leq 80 \text{ M}$	0.15 UI

2.3.3 Spread Spectrum Clock

In high speed electronic circuits, voltage and current altering induces great intensity of electro-magnetic radiation called Electro-Magnetic Interference (EMI). This interference becomes a serious threat to functionality of other electronic modules and needs to be attenuated or shielded. As a high speed electro signal generator, the serial link transmitter is required to adapt EMI reduction mechanism, and spread spectrum clock is the most efficient and preferable solution.

Chapter 2

Spread Spectrum Clock (SSC) is a special application of frequency modulation (FM); the basic idea is to modulate the frequency of the EMI-emitting high speed clock signal, creating a small deviation from original frequency. As the frequency is deviated, the energy peak is “spread” in the spectrum and the amplitude is attenuated, therefore the emitting energy is reduced.

The waveform that is used to frequency modulates the EMI source is called “modulation profile”, and the frequency of the waveform is called “modulation frequency”. As shown in Fig. 2. 8, the shape of spread spectrum is mainly determined by the modulation profile. According to [28], triangle profile provides more averaged attenuation than the sinusoidal, thus better overall attenuation, while much easily realizable than the saw-tooth waveform.

The amount of energy attenuation is determined by the modulation frequency. In general, higher frequency modulation waveform results in greater energy attenuation. But in serial link application, high modulation frequency directly contributes to high frequency deviation in the receiver end that the CDR loop bandwidth needs to cope with, which is often very low.

In the SATA specification [29], the modulation profile is triangle waveform, and the modulation frequency is 30~33 KHz. The maximum frequency deviation is -5000 ppm. Then this will be the target SSC specification for our clock recovery circuit, shown in Fig. 2. 9

Chapter 2




Fig. 2. 8 Modulation profiles and their corresponding spectrums (a) Sinusoidal (b) Triangle (c) Saw-tooth




Fig. 2. 9 Target SSC specification of our CDR

Chapter 3

A 2nd-Order Phase/Frequency tracking Algorithm for Feed- Forward Phase Adjusted CDR



3.1 Overview

The oversampling clock and data recovery circuits introduced in Chapter 2 use phase adjusting method, rather than voltage controlled oscillators, to track incoming phase and frequency deviation. Therefore, it needs an algorithm to calculate the required phase adjustment from the information of binary PD. In order to track both phase and frequency, it needs a 2nd-order algorithm and has been reported in [17], [33]-[35]. The theoretical analysis can be found in [25] and is very useful in designing the 2nd-order behavioral model.




Fig. 3. 1 (a) The concept of 2nd-order CDR. (b) The proposed 2nd-order CDR.

The s-domain concept of 2nd-order CDR can be seen in Fig. 3. 1(a), the binary phase detector detects the phase difference ϕ_e , then ϕ_e is proportionally counted with a gain G_P , and integrated with gain G_I . The ratio of the phase adjustments from the proportional path to that from the integral path is defined to be the stability factor ξ [25]. In Fig. 3. 1(a), the stability factor equals G_P/ G_I . In binary phase detection without deadzone, ξ should be greater than two times the loop latency in UI to achieve unconditionally stable [25]. However, in our design this constrain may be relaxed because the deadzone from M-AES as will be described in Section 4.2.1.

The results from two paths are summed and is used to direct the digital phase rotator. The rotator acts as the VCO in s-domain, which is an integrator of filter output, it integrates the phase +/- information and adjust the phase of sampling edges.

In our proposed architecture, however, in order to reduce hardware overhead in implementing integral path while maintaining loop stability, the arrangement is modified as in Fig. 3. 1(b). In Fig. 3. 1(b), the ξ now equals $1/G_I$. It can be shown in s-domain analysis that if the natural frequency and damping factor of original 2nd-order CDR is ω_n and ζ (different from ξ), then the proposed 2nd-order CDR will have $\omega'_n = \omega_n\sqrt{G_P}$ and $\zeta' = \zeta/\sqrt{G_P}$. Because the actual required phase adjustments are very rare comparing to the phase detection results, the G_P is less than 1, so the natural frequency is reduced and damping factor is increased. Therefore parameters can be designed accordingly without changing loop characteristic. The implementation of G_I , which is also less than 1, needs not to be so small therefore requires less hardware (will be further explained in Section 3.2.3).

3.2 Phase/Frequency tracking CDR

The block diagram of the proposed feed-forward phase adjusted CDR is shown in Fig. 3. 2. At data rate $f_s=6\text{GHz}$, a reference clock of 100MHz is given to the PLL to generate a clock with 1.2GHz, 10 phases. Phase selection block, controlled by the digital 2nd-order algorithm, selects 5 phases for data sample and 5 phases for edge sample that tracks incoming stream with phase resolution of $1/32$ UI. At the sampler, the incoming stream is sampled and synchronized with parallel 5-bits at 1.2GHz, equivalent to 6GHz data rate. The Phase Detector is a binary (bang-bang) [25] detector, that extract the phase lead/lag information from the data and edge samples. Then a Pre-Filter which composed of a majority vote and a sliding window is used to average out the effect of random jitter and balance the loop gain in different data transition density. The sliding window operates at the rate to 600MHz and its output is




Fig. 3. 2 The block diagram of proposed CDR.

used in the Proportional and Integral Path.

The proportional path and integral path behaves like a 2nd-order digital loop filter that interpret the Up/Down into phase and frequency adjustment, then the Phase rotator and decoder controls the Phase selection block.

3.2.1 Pre-Filter

As shown in Fig. 3. 3 (a) and (b), the binary phase detection is done by exclusive-or the data sampling and edge sampling to detect transition and compare the transition with current clock edges. The Pre-Filter has a majority vote, which sums the 5 lead/lag signals and makes a final decision to represent current lead/lag, as shown in Fig. 3. 3 (b). This majority vote has two contributions: first, the effect of random jitter can be averaged, i.e., the randomness can be filtered out and the trend of phase




Fig. 3. 3 (a) The ideal operation of data and edge sampling. (b) Under jittery condition, the operation of binary PD and Pre-Filter.

drifting can be maintained; second, the difference of data transition density often causes huge variation of loop gain and results in instability or loss of tracking. The majority vote can ensure an upper bounded gain when data transition is too often, and a minimum gain when data transition is too rare; hence preserve a reasonable loop gain.

The second part of pre-filter is the sliding window that changes the rate to 600MHz to enable later processing and produces the sum of two successive Pre-Filter outputs.

3.2.2 Proportional Path


The G_P in Fig. 3. 1(b) is implemented by a modified first-order delta-sigma modulator. The modification is done by adding sign bit path to handle both positive and negative inputs. The architecture and operation are shown in Fig. 3. 4. The input of proportional path is from sliding window that sums two successive Ups/Downs,

Chapter 3


therefore is a 3-bit integer ranging from +2 to -2. The 3-bit is then extended to (N+1) bits for truncation. The value of proportional gain, G_p , is decided by the truncation depth N, that is, $G_p=2^{-N}$. For example, N=2 represents $G_p=0.25$. In our design, the depth N is programmable from 2 to 5.

In Fig. 3. 4 (b) and (c), we can see that when $G_p=1/4$, in 6 cycle time, proportional path generates 2 positive steps when input has 8 up signals, and 2 negative steps when input has 8 down signals. This implementation produce a time averaged gain equal to a fractional number, and the output is the phase adjustment step. The phase rotator will integrate the steps and tracks the incoming data phase. With the continuing of phase adjustment, the proportional also has a very limited frequency tracking capability. For example, in our proposed system, if N=3 is set, the proportional path has maximum frequency tolerance of

$$\frac{1}{2^N} * \frac{600\text{MHz}}{6\text{GHz}} * \frac{1}{32} \text{UI} = 390.625\text{ppm} \quad (3.1)$$



Chapter 3



(a)

Proportional Gain $G_p = 1/4$ ($N=2$)

	INPUT	OUTPUT	ADDER_OUT
cycle0	2	00	10
cycle1	1	00	11
cycle2	2	01	01
cycle3	0	00	01
cycle4	2	00	11
cycle5	1	01	00
TOTAL	8	02	

(b)

Proportional Gain $G_p = 1/4$ ($N=2$)

	INPUT	OUTPUT	ADDER_OUT
cycle0	-2	11	10
cycle1	-1	00	01
cycle2	-2	11	11
cycle3	0	00	11
cycle4	-2	00	01
cycle5	-1	00	00
TOTAL	-8	-2	

(c)

Fig. 3. 4 (a) The architecture of Proportional path. (b) The operation of Proportional path. (c) The operation with negative values.




Fig. 3. 5 The architecture of Integral path.

3.2.3 Integral Path

In order to track not only the phase but also frequency of incoming data, the Up/Down information must be integrated to form the frequency information. The integrated signal is then passed into a time averaged gain element similar to the proportional path, as shown in Fig. 3. 5. The input is extended to (4+M) bits, where 4-bits are integer part and M-bits are fractional parts. The integer width is determined by SSC spread frequency. When the maximum frequency deviation of SSC, the maximum phase adjustment of integral path is:

$$\left[\frac{5000\text{ppm}}{\frac{6\text{MHz}}{6\text{GHz}} * \frac{1}{32}} * \frac{1}{C} \right] = 4 \quad (3. 2)$$

In order to represent +4 ~ -4, we need 4-bit width. Where C is the counter gain,

Chapter 3

in our design it is 0.5. The reason for choosing 0.5 as counter gain is explained in Section 3.2.4.

Being different from proportional path, the delay of integral path is not critical to jitter tolerance mask at high frequency. Therefore, pipeline insertion is suitable to maintain functionality at 600MHz. The pipelines are inserted between integer integrator, fractional integrator and fractional counter. As the proportional path, the integral gain G_I is determined by the fractional depth M , that is, $G_I=2^{-M}$. Also the length M in our design is programmable to be 4, 6, 8 or 10.

The benefit of placing integral path after proportional path instead of directly after sliding window can be explained. In a 2nd-order loop, it is important to keep the integral gain much smaller than the proportional gain, so that the integral path does not interfere with the proportional path and become unstable. For example, for a small stability factor $\xi=128$ and $G_P=1/8$; if the integral path is directly after sliding window, then we need $G_I=1/1024$, which means $M=10$; but if the integral path is after proportional path, then $G_I=1/\xi$ and $M=7$. Thus a smaller adder is required and timing constraint can be easily achieved.

3.2.4 Phase Rotation Counter and Decoder

The Phase rotation is implemented by a 0-159 counter. The counter can up counting or down counting and the range of 0-159 represents 160 phases, which is the 10 phases from PLL multiplied by the interpolation of 16 intervals. The counter has a counter gain, $G_C=(1/2)$ from one bit truncation in the LSB. The operation and benefit of the truncation can be explained by a simplified example. Assume the phase detector output is a constant 1, which means up counting the phase is required. A simplified

Chapter 3

proportional path and an integral path are shown in Fig. 3. 7 and Table 3. 1 lists the operations of two cases. Because there is only positive input, the negative sign bit can be ignored.

The constant input is multiplied by G_p and P is the proportional output, then it is integrated to be A . A is then multiplied by G_i ; whenever B overflows, the integral output, I , becomes 1. Table 3. 1 compares the different Counter gain setting. In the left column, LSB of counter is not truncated so $G_c=1$. In this case we can see there are 2 times that the counter adjusts 2 steps in one clock cycle. In the right column, LSB is truncated, so the counter adjust only when the accumulation of P and I exceeds 2. Note that in order to maintain the same loop gain, G_p is increased to $1/2$. In this case there is no 2 step adjustment in one cycle, although the total phase adjustments are the same. As a result we can observe that the LSB truncation in counter effectively “scatters” the phase adjustments, distribute them in time domain, preventing them from being too concentrated. This is an advantage when CDR loop is locked, it enhances stability and reduce cycle-to-cycle jitter of recovered clock; also reduce the hardware to implement G_p . The difference of intrinsic jitter under the same gain setting can be seen in Fig. 3. 6.





Fig. 3. 6 Simulated Phase error in steady state (a) with (b) without counter truncation bit.

Chapter 3



$$A[n] = P[n-1] + A[n-1]$$

$$B[n] = A[n] + B[n-1]$$

Fig. 3. 7 a Simplified Proportional, Integral and Counter graph.

Table 3. 1 The operation of different Counter gain.

Clk #	$G_C=1, G_P=1/4, G_I=1/8$					$G_C=1/2, G_P=1/2, G_I=1/8$				
	C	P	I	A	B	C	P	I	A	B
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	1	1	0	0	0	1	1
2	0	0	0	1	2	1	1	0	1	2
3	0	0	0	1	3	0	0	0	2	4
4	1	1	0	1	4	0	1	0	2	6
5	0	0	0	2	6	1	0	1	3	1
6	1	0	1	2	0	0	1	0	3	4
7	0	0	0	2	2	1	0	1	4	0
8	1	1	0	2	4	0	1	0	4	4
9	0	0	0	3	7	1	0	1	5	1
10	1	0	1	3	2	0	1	0	5	6
11	0	0	0	3	5	1	0	1	6	4
12	2	1	1	3	0	1	1	1	6	2
13	0	0	0	4	4	0	0	1	7	1
14	1	0	1	4	0	1	1	1	7	0
15	0	0	0	4	4	1	0	1	8	0
16	2	1	1	4	0	1	1	1	8	0
17	0	0	0	5	5	0	0	1	9	1
18	1	0	1	5	2	1	1	1	9	2
19	0	0	0	5	7	1	0	1	10	4
Total	11	Total phase adjustment				11	Total phase adjustment			




Fig. 3. 8 The Multi-Phase VCO and Phase selection Block.

3.3 Phase Selection

The use of phase rotator with phase interpolation in phase adjustment has been broadly used in modern development of high speed CDRs [16]-[17][18], [34]-[39]. The Phase Selection block consists of phase multiplexers and phase interpolators. Of the 10 phases from PLL, the phase multiplexers choose two nearby phases for to interpolate into 16 intervals for finer resolution. As shown in Fig. 3. 8, due to the parallel 5-bit sampling of incoming data, the 5 data sampling and 5 edge sampling must be parallel shifted; therefore we need 5 duplications of multiplexer pair and interpolator.

In order to reduce circuit complexity and avoid the glitch caused by switching of

Chapter 3

multiplexer in the interpolated signal, a special phase multiplexing is used. As shown in Table 3. 2, we use a zigzag phase selection order instead of one-way selection. Each multiplexer has only even or odd phases as its inputs; therefore we need only 5-to-1 multiplexer but not 10-to-1s. The control signals of interpolator, N and N', are complementary and switch the current source between the two inputs of interpolator, INT_A and INT_B. The detailed operation is as follows (

Table 3. 2):

When the phase moves from number 0 to 15, the MUX_1 selects P0 into INT_A and MUX_2 selects P1 into INT_B, and N and N' gradually shift the current weighting from INT_A to INT_B. When number 15 to 16, the MUX_1 selects P2, meanwhile the interpolator current is all shifted to INT_B, therefore the switching of MUX_1 does not affect the interpolator output, and the glitch is avoided. After phase 16, the control of INT_A and INT_B is interchanged so that N and N' shifts the weighting from INT_B to INT_A. This zigzag order works for both forward and backward rotation. The phase selection circuits achieves 160 phase interpolation of a 1.2GHz clock, equivalent to 1/32 UI of 6Gb/s data rate.

Chapter 3



Table 3. 2 The operation of phase selection

<i>Phase number</i>	<i>Phase multiplex</i>		<i>Interpolation Control & direction</i>	
	<i>MUX_1</i>	<i>MUX_2</i>	<i>INT_A</i>	<i>INT_B</i>
<i>0-15</i>	<i>P0</i>	<i>P1</i>	<i>N' >>> N</i>	
<i>16-31</i>	<i>P2</i>		<i>N <<< N'</i>	
<i>32-47</i>		<i>P4</i>	<i>N' >>> N</i>	
<i>48-63</i>	<i>P6</i>		<i>N <<< N'</i>	
<i>64-79</i>		<i>P8</i>	<i>N' >>> N</i>	
<i>80-95</i>	<i>P9</i>		<i>N <<< N'</i>	
<i>96-111</i>		<i>p0</i>	<i>N' >>> N</i>	
<i>112-127</i>	<i>P9</i>		<i>N <<< N'</i>	
<i>128-143</i>		<i>P9</i>	<i>N' >>> N</i>	
<i>144-159</i>	<i>p0</i>		<i>N <<< N'</i>	

3.3.1 Phase Multiplexer

The 5-to-1 phase multiplexer is shown in Fig. 3. 9 (a). The control signal S0-S4 selects one of the inputs IN0-IN4. The bias voltage of Bias_PMOS and Bias_NMOS are provided by a replica bias generator that similar to that used in VCO delay elements in PLL [26].

Chapter 3



(b)

Fig. 3. 9 (a) The Phase Multiplexer (b) The Phase Interpolator




Fig. 3. 10 The Data sampler (a) Comparator (b) Amplifier/Latch

3.3.2 Phase Interpolator

The phase interpolator is shown in Fig. 3. 9 (b). The control signal N0-N12 is thermal coded to ensure monotony of phase selection. The bias voltages are also provided by replica bias generator.

3.3.3 Data sampler

The data sampler is shown in Fig. 3. 10. The first stage of sampler is a comparator. When the clock is low, both Out+ and Out- are reset to high, In+ and In- are stored in the capacitance and the latch is turned off; when clock rises, the latch begin to regenerate the Out+ and Out-. The second stage acts as an amplifier when clock is high and reduce metastability; when clock is low, because both Out+ and Out- are high, the value is latched by internal back-to-back inverter pair and the timing margin for synchronization of Data+ and Data- can be increased.

3.4 Simulation Results

3.4.1 Behavior Modeling

The behavior of the CDR can be modeled with a discrete-time closed-loop system. Fig. 3. 11 shows a conceptual model. There are three gain parameters that are tunable to fit jitter specifications. They are phase-rotator counter gain K_R , Proportional gain G_P and Integral gain G_I . In general, $K_R=1/2$ is set as mentioned in section 3.2.4. The z^{-n} models the total loop delay. The loop delay directly affects loop stability and jitter performance and should be carefully designed to minimize it.

The detailed MATLAB model is shown in Fig. 3. 12. Using this model, G_P and G_I can be designed according to the simulation results. The simulation of transient response of varies types of jitter includes phase step, random jitter, periodic jitter, ISI, frequency offset and spread spectrum clock.

From the simulation results we can see that the jitter tolerance is directly determined by the response of proportional path. A large gain G_P results in higher loop bandwidth to track higher frequency jitter. However, large G_P makes the loop more




Fig. 3. 11 The discrete-time model of the proposed CDR.

Chapter 3

sensitive to random jitter and induces larger oscillation in steady state; fortunately, the effect is reduced by the majority voting and the LSB truncation of phase-rotator counter. In Fig. 3. 13, we simulate the high frequency corner of jitter tolerance mask specified in section 2.3.2 and the conditions are summarized in Table 3. 3. We can see that when G_P is large, jitter mask can be met; when G_P is small, slewing occurs and CDR cannot meet input jitter mask.

In the other hand, the integral path provides low frequency phase tracking as well as tracking of frequency offset and spread spectrum. As shown in Fig. 3. 14, the tracking in Fig. 3. 13 (b) that results in skew is aided by a larger integral path gain ($G_I = 1/64$) and provides better response. However, large G_I reduce stability factor and introduce intrinsic jitter.



Chapter 3






Fig. 3. 12 The detail MATLAB model of CDR.


Chapter 3




(a)




(b)




(c)



(d)



(e)



(f)

Fig. 3. 13 Simulation results of Periodic Jitter with conditions shown in Table 3. 3

Chapter 3

Table 3. 3 Summary of Fig. 3. 13.

Fig. 3. 13.	G _p	PJ Frequency (Hz)	PJ Amplitude (UI p-p)
(a)	1/8	400K	1.6
(b)	1/16	400K	1.6
(c)	1/8	1M	0.8
(d)	1/16	1M	0.8
(e)	1/8	4M	0.2
(f)	1/16	4M	0.2

Note: G_I=1/256, RJ: σ_{RJ} =0.02UI




Fig. 3. 14 Simulation of Fig. 3. 13(b) with G_I = 1/64

The integral path is designed to accommodate frequency offset and spread spectrum clock. With the aid of integral path, the frequency tolerance is enhanced to 1000ppm; and the spread spectrum clock of 5000ppm deviation, 33KHz modulation frequency can be tracked. Fig. 3. 15 and Fig. 3. 16 show the simulation results of SSC tracking. Fig. 3. 15 shows the phase adjustments made by phase rotator to track SSC in one period of modulation. Fig. 3. 16 shows the phase tracking error in the presence of high frequency periodic jitter, using specifications in the high frequency corner of

Chapter 3

jitter tolerance mask; all of them using $G_P=1/8$, $G_I=1/64$ setting.

It can be seen that the periodic behavior of tracking error reflects the input jitter pattern, but the error is still well under 0.15 UI, thus satisfies the tolerance mask requirements.

From the above simulation results, we set the parameters of G_P and G_I programmable for different jitter conditions. G_P is selectable from 1/4, 1/8, 1/16, 1/32; and G_I is selectable from 1/16, 1/64, 1/128, and 1/1024 for no SSC application. In general, from the simulation results, $G_P=1/8$ and $G_I=1/64$ or 1/128 should be a proper configuration that tracks high frequency PJ and SSC while maintaining good stability. The simulated jitter tolerance mask with STM-64 specification in $G_P=1/8$ and $G_I=1/64$ is shown in Fig. 3. 17.






Fig. 3. 15 Phase adjustments in one SSC modulation period.


Chapter 3



(a)



(b)



(c)

Fig. 3. 16 Phase tracking error in SSC&PJ simulation

(a) SSC + 400KHz, 1.6 UI(p-p)

(b) SSC + 1MHz, 0.8 UI(p-p)

(c) SSC + 4MHz, 0.2 UI(p-p)




Fig. 3. 17 Simulated Jitter tolerance mask.

3.4.2 Circuits Simulation

The circuit level simulation is performed using mixed-mode simulator in Nanosim. In the simulation, $G_p=1/8$ and $G_I=1/64$ and this is to ensure larger jitter tolerance to verify functionality.

The input pattern is K28.5 which is a DC-balanced pattern and includes 5 successive '1's and '0' and successive transition '01010', '10101' to test ISI effect. The K28.5 is '10100 00011 01011 11100' and starts from LSB.

To verify the CDR function, a built-in-self-test (BIST) circuit is used. The BIST will automatically parallelize and align the serial input, and detect the K28.5 pattern. After the K28.5 is found, the signal bus 'rev_data' displays the pattern and the signal 'data_en' is set high. If bit error occurs, 'rev_data' no longer shows K28.5 pattern and 'data_en' is set low.

In order to prevent performance degradation from process variation, we slightly

Chapter 3

over-designed the circuit and simulate it at a faster rate of 6.945Gb/s instead of 6Gb/s. That means the local PLL generates 1.389GHz instead of 1.2GHz.

The simulation of sampler circuits is shown in Fig. 3. 18. The clock is set at 1.6GHz, 40ps rise/fall time corresponding to the simulation result of sampling clock; the receiver data rate is 8Gb/s with 200mV swing after 10M cable model.

To test spread spectrum clock functionality, the receiver local clock generator is a spread-spectrum clock generator that generates -5000 ppm, 33KHz modulation frequency SSC. The receiving data is sent at nominal rate, therefore the CDR has to recover the nominal data rate to produce correct data. The simulations result is shown in Fig. 3. 19. The simulation is taken for one modulation period, and the 'rev_data' signal shows the K28.5 correctly for the whole period.

The phase rotation of sampling clock is shown in Fig. 3. 20 and Fig. 3. 21. Fig. 3. 20 shows the phase rotation of 160 phases of sampling clock, which includes 10 groups of 16-phase interpolation. It can be seen that there are small gaps between groups, which is shown in Fig. 3. 21.

Fig. 3. 22 shows the recovered clock jitter in a non-SSC simulation. The simulated pattern contains only random jitter of $\sigma_{RJ} = 0.02UI$. The peak-to-peak jitter is 17.516ps.

Fig. 3. 23 shows the clock spectrum in a SSC simulation. The receiver clock is from the local spread spectrum clock generator, and the recovered clock is from the received data transmitted at nominal rate and divided by 5. It can be seen that the data clock is recovered from the spread spectrum local clock and is at 1.389GHz.

The summary of CDR simulation is shown in Table 3. 4.

Chapter 3






Fig. 3. 18 Simulation results of sampler circuit.



(a)



(b)

Fig. 3. 19 (a) K28.5 Input pattern (b)Verification of CDR functionality.

Chapter 3




Fig. 3. 20 The rotation of 160 phase.




Fig. 3. 21 The comparison of group gaps and phase steps.

Chapter 3




Fig. 3. 22 Recovered clock jitter in non-SSC simulation.




Fig. 3. 23 The spectrum of recovered clock and RX clock in SSC simulation.

Chapter 3

Table 3. 4 CDR simulation summary

Process	90nm CMOS (1.0V supply)
Speed	6 Gb/s
Power (mW)	
CDR digital	6
CDR analog	41
SSCG&PLL	8
Active Area (mm ²)	
CDR digital	0.22*0.32
CDR analog	0.24*0.38
SSCG&PLL	0.24*0.18
Loop filter	0.27*0.22
Recovered Clock Jitter	54.420ps PJ, Amp=0.18UI(p-p), Freq=1MHz 17.516ps RJ, $\sigma=0.02$ UI
Freq Tolerance	+/- 1000 ppm
SSC Tracking	+/- 10000 ppm 30KHz



Chapter 4

Multiple Alternating Edge Sampling (M-AES) Scheme



4.1 Overview

The binary phase detection (Bang-Bang detection) has become the mainstream in phase detect method in modern high speed CDR circuits. It has many advantages over traditional linear phase detectors [25]. For example, it can be implemented by the flip-flops; therefore the circuit can operate at the speed where a process technology is able to build flip-flops. The detector then will not limit the operating speed for a given process. Another advantage is that the binary phase detector generates phase information in simple digital values. This enables the processing of multi-phase sampling structures. Therefore, the CDR can operate in parallel multi-phase operation when the required bit rate exceeds the process capability to build a full rate phase

Chapter 4

detector.

However, the binary phase detectors have some undesired nature that cause the degradation in tracking behavior and jitter performances. The most obvious disadvantage is that it provides only binary (lead/lag) or ternary (lead/lag/hold) phase information, but no quantity of phase deviation. The nonlinear nature results in oscillation when phase locked, thus generates intrinsic jitter in steady state [34] [35].

Another disadvantage of binary PD is that its PD gain varies greatly with different jitter conditions [19]. The binary detection of a jittery input creates a large PD gain when jitter is small and a small PD gain when jitter is large. This further deteriorates the stability of phase detection. The binary PD also has limitation when facing asymmetric jitter distributions [20]. In the presence of deterministic jitter such as inter symbol interference (ISI) or duty cycle distortion, the distribution of jitter is often asymmetric and biased in one direction. The traditional binary PD tends to lock on to the point that equally divides the area of distribution, i.e. the 50% probability point; while the best sampling point that produces least BER is at the midpoint between the edges of distributions.

Overall, the drawbacks of binary PD come mainly from its nonlinearity. Therefore it is most desirable to create a “linear” nature out of the binary PD. Due to the parallel sampling that used in our CDR, we can take advantage from the multiple-phase sampling and modify the sampling mechanic to improve the linearity while still using binary phase detectors. This is the concept of Multiple Alternating Edge Sampling.

4.2 Edge sampling schemes

4.2.1 Proposed M-AES Scheme

To overcome the drawbacks from binary PD, many good edge sampling schemes are proposed [19][20][34][35]. [19][20] overcame PD gain variation and asymmetric jitter distribution by introducing an adaptive deadzone. [34][35] reduced intrinsic jitter caused by oscillatory steady state of binary PD, by introducing dithering in interpolator control signal and creating variation of edge sampling position. However, both the above methods are not suitable for our application. First, adaptive deadzone in [19][20] are analog implementation using PLL tracking type CDR, which is not a dual loop CDR that benefits from bandwidth relaxation. Also the effect of asymmetric jitter presents only under large jitter conditions ($\sigma_{RJ} > 0.06UI$) which is beyond the SATA specification. Furthermore, the adaptive deadzone has difficulty in discriminating large periodic jitter or frequency offset from ordinary ISI, hence isn't appropriate for SSC applications. Second, the dithering of edge sampling signal in [34][35] requires different interpolator control for data sampling and edge sampling, this requires huge amount of circuit complexity especially in multi-phase parallel sampling CDR that uses multiple interpolators.

We therefore propose an edge sampling scheme to linearize PD gain and it is suitable for digital implementation using simple circuit design. The concept is explained below and the implementation is described in section 4.3.

Chapter 4

The proposed Multiple Alternating Edge Sampling is shown in Fig. 4. 1. Unlike the 3x oversampling that uses two edge samplings per UI in [20], one edge sampling altering at two sides of original point is enough to create deadzone. Furthermore, because we have five parallel bit sampling, we can alternate the five edge sampling clock $E_0 \sim E_4$, each to different amount of phase. This equivalently creates eleven different levels of PD gain proportional to the phase deviation. (In the presence of Majority Vote, in order to restrict intrinsic jitter, the middle point E_2 must include the effective gain times loop latency, which is the intrinsic jitter amount. In our design the




Fig. 4. 1 The proposed Multiple Alternating Edge Sampling




Fig. 4. 2 Phase step track (a) w.o. AES (b) w.i. AES.

altering amount are chosen to be (0.04/0.06/0.08/0.10/0.12)UI where 0.08UI contains the intrinsic jitter.) The comparison of PD output and phase step response between original PD and AES PD is shown in Fig. 4. 2. It can be seen that while original PD creates large intrinsic jitter, AES PD locks within a small deadzone which equals 2×10^{-2} UI.

4.2.2 Edge sampling schemes and PD output

In this section we compare different edge sampling schemes: traditional 2X oversampling (binary PD), 3X oversampling (two edge sampling per UI), multiple 3X oversampling (two edge sampling per UI with multiple spreading), and the proposed multiple alternating 2X oversampling. We also study their phase detection behavior. We compare three different jitter sigma conditions, they are $\sigma_{RJ}=0.002, 0.03, 0.1$, respectively, as shown in Fig. 4. 3.

Fig. 4. 4 (a) shows the PD output of 2X oversampling. We can see that the PD gain varies greatly for different jitter and tends to be unstable. Fig. 4. 4 (b) shows the PD output of 3X oversampling. The two edge sampling is at ± 0.1 UI away from original point and creates a deadzone of 0.1UI. Fig. 4. 4 (c) shows the PD output of multiple 3X oversampling. The two edge sampling is spread from original point (0.04/0.06/0.08/0.10/0.12)UI away to both directions. We can see that the PD output is more linearized. Fig. 4. 4 (d) shows the PD output of multiple alternating 2X oversampling. The one edge sampling is alternating between two directions and spreads from original point (0.04/0.06/0.08/0.10/0.12)UI away. It can be seen that the PD output is almost identical to the multiple 3X oversampling scheme. This means that we do not need to waste more circuitry to generate two edge sampling per UI, but the same linearization of PD output can be acquired.

Chapter 4




Fig. 4. 3 Different jitter sigma conditions for comparison of PD output.




Fig. 4. 4 The PD outputs for different edge sampling schemes.

(a) 2X oversampling. (b) 3X oversampling.

(c) Multiple 3X oversampling. (d) Multiple alternating 2X oversampling.

4.2.3 Edge sampling schemes and Jitter performance

In this section we evaluate the jitter performance and BER of different edge sampling schemes using MATLAB and Mathematica. We like to evaluate which sampling scheme gives the best sampling point under different jitter conditions, especially asymmetric jitter distributions. The method of calculating BER is relatively simple: First we find out where will each sampling scheme places its sampling point with respect to the jitter distribution. Then we calculate the BER corresponding to each sampling point and summation. The detail is shown in Fig. 4. 5.

In order to find out the sampling point, we must note that the sampling point is not stationary. Instead, it may be drifting due to the oscillatory nature of binary PD, or from the randomness of jitter. However, we can calculate its histogram, by using MATLAB to model each of the above sampling schemes under different jitter conditions and record the corresponding distribution of sampling point. The histogram is discrete with $(1/32)$ UI spacing. In modeling, G_P is $1/16$ and G_I is $1/256$.

After finding the histogram of sampling point, we calculate the BER corresponding to the histogram. The histogram is flipped around centered at y-axis,




Fig. 4. 5 The calculation of BER.




Fig. 4. 6 The asymmetric jitter conditions.

and normalized to summation of 1. Then it is convoluted with the jitter distribution, to represent the total jitter amount seen by every tone of the histogram. Then the area of distribution deviating more than 0.5 UI from the origin is integrated as the BER. In this modeling, we not only considered the static sampling point with respect to asymmetric jitter, but also take into account the intrinsic jitter from the loop dynamic in different sampling scheme and jitter condition. Therefore the BER can be more realistic in representing the performance of different edge sampling schemes.

The analysis is composed of four different asymmetric jitter conditions(Fig. 4. 6):

Case 1: $w1=0.0$ UI, $a1=0.7$; $w2=0.06$ UI, $a2=0.3$; $\sigma1=\sigma2=\sigma$.

Case 2: $w1=0.0$ UI, $a1=0.7$; $w2=0.12$ UI, $a2=0.3$; $\sigma1=\sigma2=\sigma$.

Case 3: $w1=0.0$ UI, $a1=0.7$; $w2=0.06$ UI, $a2=0.3$; $\sigma1=\sigma$, $\sigma2=(1.5)\sigma$.


Case 4: $w1=0.0$ UI, $a1=0.7$; $w2=0.18$ UI, $a2=0.3$; $\sigma1=(0.7)\sigma$, $\sigma2=\sigma$.

The 4 cases represent different degrees of ISI or duty cycle distortion, and we simulate the cases with $\sigma = (0.02, 0.06, 0.10)$ to see the effect of jitter severity. The jitter distribution for each case and the resulting PD output for each sampling scheme are shown in Fig. 4. 7 to Fig. 4. 10, and the calculated BER are summarized in, Table 4. 1, Table 4. 3, Table 4. 3, Fig. 4. 12, Fig. 4. 13 and Fig. 4. 13..

Chapter 4



Case 1: $w_1=0.0$ UI, $a_1=0.7$; $w_2=0.06$ UI, $a_2=0.3$;

$$\sigma_1=\sigma_2=\sigma$$



2X oversampling

3X oversampling



Multiple 3X oversampling

Multiple alternating 2X oversampling






Fig. 4. 7 The simulation results of asymmetric jitter case 1.

Chapter 4



Case 2: $w1=0.0$ UI, $a1=0.7$; $w2=0.12$ UI, $a2=0.3$;

$$\sigma1=\sigma2=\sigma.$$



2X oversampling

3X oversampling



Multiple 3X oversampling

Multiple alternating 2X oversampling






Fig. 4. 8 The simulation results of asymmetric jitter case 2.


Chapter 4

Case 3: $w1=0.0$ UI, $a1=0.7$; $w2=0.06$ UI, $a2=0.3$;


$$\sigma1=\sigma, \sigma2=(1.5)\sigma.$$




2X oversampling



3X oversampling



Multiple 3X oversampling



Multiple alternating 2X oversampling





Fig. 4. 9 The simulation results of asymmetric jitter case 3.


Chapter 4

Case 4: $w1=0.0$ UI, $a1=0.7$; $w2=0.18$ UI, $a2=0.3$;


$$\sigma1=(0.7)\sigma, \sigma2=\sigma.$$




2X oversampling



3X oversampling



Multiple 3X oversampling



Multiple alternating 2X oversampling




Fig. 4. 10 The simulation results of asymmetric jitter case 4.

Chapter 4




Fig. 4. 11 The Simulated BER for $\sigma=0.02$




Fig. 4. 12 The Simulated BER for $\sigma=0.06$




Fig. 4. 13 The Simulated BER for $\sigma=0.10$

Chapter 4

Table 4. 1 The Simulated BER for $\sigma=0.02$ UI

$\sigma=0.02$				
	CASE1: 0.7(0 UI) & 0.3 (0.06 UI)	CASE2: 0.7(0 UI) & 0.3 (0.12 UI)	CASE3: 0.7(0 UI) & 0.3 (0.06 UI 1.5* σ)	CASE4: 0.7(0 UI 0.7* σ) & 0.3 (0.18 UI)
2X	8.73E-95	3.59E-70	4.60E-44	3.74E-49
3X	3.49E-97	1.77E-82	8.54E-47	1.05E-59
M-3X	2.33E-97	4.30E-83	1.28E-46	8.58E-71
M-AES	1.28E-96	1.56E-82	2.13E-46	3.83E-62

Table 4. 2 The Simulated BER for $\sigma=0.06$ UI

$\sigma=0.06$				
	CASE 1: 0.7(0 UI) & 0.3 (0.06 UI)	CASE 2: 0.7(0 UI) & 0.3 (0.12 UI)	CASE 3: 0.7(0 UI) & 0.3 (0.06 UI 1.5* σ)	CASE 4: 0.7(0 UI 0.7* σ) & 0.3 (0.18 UI)
2X	5.96E-14	1.05E-11	1.31E-07	5.84E-09
3X	3.83E-14	5.93E-12	1.07E-07	1.41E-09
M-3X	2.84E-14	3.15E-12	8.64E-08	2.58E-10
M-AES	5.63E-14	4.93E-12	9.73E-08	3.23E-10

Table 4. 3 The Simulated BER for $\sigma=0.10$ UI

$\sigma=0.10$				
	CASE 1: 0.7(0 UI) & 0.3 (0.06 UI)	CASE 2: 0.7(0 UI) & 0.3 (0.12 UI)	CASE 3: 0.7(0 UI) & 0.3 (0.06 UI 1.5* σ)	CASE 4: 0.7(0 UI 0.7* σ) & 0.3 (0.18 UI)
2X	1.84E-06	8.83E-06	4.56E-04	7.41E-05
3X	1.78E-06	8.46E-06	4.51E-04	6.16E-05
M-3X	1.77E-06	8.32E-06	4.40E-04	4.60E-05
M-AES	1.84E-06	8.71E-06	4.42E-04	4.75E-05

From the above analysis, we can have the following conclusions:

1. Multiple 3X oversampling performs better for almost all jitter conditions. However, this is the most hardware consuming scheme and is very expensive to implement.
2. In moderate asymmetric jitter conditions, 3X oversampling scheme has little difference comparing to original 2X oversampling. However as the ISI gets worse and separated apart (case4), the deadzone of 3X oversampling accommodates jitter so provides better BER.
3. At larger jitter distribution ($\sigma=0.10UI$) the effect of different sampling scheme becomes less obvious because randomness of jitter dominates the BER. In case3, large σ of w_2 also makes the sampling schemes looks the same.
4. The proposed Multiple Alternating 2X oversampling provides better BER than original 2X oversampling in almost all cases. Especially in case4, the BER can be reduced to an order. The M-AES also cost less hardware than 3X oversampling and M-3X oversampling while providing better BER only second to M-3X oversampling in severe ISI conditions.

4.3 Implementation of M-AES Scheme

The implementation of M-AES can be easily done with already designed circuit components of CDR and requires no more new circuits. The implementation is shown in Fig. 4. 14. We incorporate the interpolators that are used in CDR and slightly modified them to perform fixed ratio interpolations. An interpolator in CDR was designed to interpolate 16-phases out of the two input phases; but now it is modified to interpolate 2-phases only, which is centered to the midpoint of two input phases but with different deviation quantities. For example, CDR interpolators produce phase0 to


Chapter 4

phase15; but AES interpolators produce only phase pairs like phase7-8, phase6-9, phase5-10, phase4-11, and phase3-12. The multiple fixed ratio interpolations produce the alternating edge sampling all centered at the same mid-point, and the AES control signal becomes very easily implemented.


The AES circuit is composed of buffer, delay and interpolators to create altering phases. The P0~P9 phases from CDR circuit is sent to the AES circuit and divided into two groups. The even numbered phases are the edge sampling that needs to be alternating; and the odd numbered phases are the data sampling that shouldn't be altered. Therefore the interpolators in the edge sampling are controllable by AES control signal and each of them generates different amount of alternation; while the interpolators in the data sampling are fixed and only interpolates the mid-point phases. The simulated eye diagram of M-AES is shown in Fig. 4. 15. The waveforms are symmetric to the original sampling point.

However, it should be noted that in order for M-AES to function correctly, the majority vote in the pre-filter block of CDR should be skipped. Otherwise the M-AES will transform into a deadzone of $\pm 0.08UI$ in phase tracking. The deadzone behavior is similar to traditional 3X oversampling, therefore the performance will be better than traditional 2X oversampling, but not as good as M-AES.

Chapter 4



(a)



(b)

Fig. 4. 14 (a) AES Edge sampling (b) Data sampling

Chapter 4




Fig. 4. 15 Simulation of AES



Chapter 5

Experimental Results

5.1 Design flow and methodology




Fig. 5. 1 shows the design flow of the CDR circuit. The behavioral model is built and simulated using MATLAB, then the circuit is divided into analog and digital components. The analog and digital parts are modeled in SPICE and verilog respectively. Then the Nanosim mixed-signal simulator is used to verify the total behavior. Then analog circuit layout is simulated using SPICE, and digital synthesis and placement and route is done and simulated. After layout integration of the two, the circuit is again simulated using mixed-signal simulator. Finally the circuit is integrated and tape-out.

Chapter 5





Fig. 5. 1 The design and implement flow of CDR.

5.2 Layout

The CDR circuits together with a spread-spectrum clock generator and a continuous-time equalizer is implemented in UMC 90nm 1P9M process. The chip area is 1.25 X 1.1 (mm²) including 73 bonding pads. The layout floor plan and pad assignment are shown in Fig. 5. 2 and Table 5. 1. The multi-phase signals from PLL to the phase selection block and M-AES block must be routed symmetrically to ensure correct signal timing. Decoupling capacitors for supply and bias points are placed wherever possible, but needs to avoid high speed signal lines. The control signals from digital control to phase selection block and M-AES are very dense and needs extra caution in layout. The high speed I/O signal of this chip uses GSGSG probe for better signal integrity (shown in Table 5. 1), therefore pad 1~10, 54~73 are used for 6 GSGSG differential signals.



Chapter 5




Fig. 5. 2 Layout view of test chip.

Table 5. 1 The pad assignment of test chip.

	Pad	Function
High-Speed Input / Output (using GSGSG)	1,2,5,6,9,10,54,55,58,59,62,63,64, 65,68,69,72,73	Ground
	3,7	Equalizer output
	4,8	CDR input
	56,60	Recovered Clock
	57,61	Equalizer input
	66,70 67,71	SSCG output Recovered Data
Supply and Bias	11,12,35,36	Analog VDD/GND
	13,14	Digital VDD/GND
	15,16,33,34	Driver VDD/GND

Chapter 5

	39,40	PLL VDD/GND
	41,42	Equalizer VDD/GND
	17,45,49	Driver Bias
	46	PLL start-up
	47,48	PLL R-variable
	50	Equalizer Bias
Control signal & Low-Speed Input / Output	51,52	Equalizer R-variable
	38	PLL Reference
	18	BER measure
	31	Data enable
	22,23	G _p ctrl
	24,25	G _l ctrl
	26	SSC enable
	27	AES enable
	28	BER measure enable
	29,30	Reset, Divider reset

To reduce area, the GSGSG pads are placed interleaved and is used only 2 groups at a time, one at left side and the other at upper side. Therefore the equalizer, CDR and SSCG can be tested only one of them at a time.

5.3 Measurement Considerations

The testing environment setup is shown in Fig. 5. 3. All DC supply sources are given from Keithley 2400 Source Meter. Agilent N4903A Serial J-BERT provides the jittery and spread spectrum clock receiver data for CDR testing. It also provides the reference clock for PLL in spread spectrum clock generator. In order to measure BER, we use a BIST in the test chip that generates a waveform whose duty cycle is proportional to the accumulated error bits. This signal is the Error Signal. Tektronics TDS6124C Digital Storage Oscilloscope is used to measure the waveform of Error

Chapter 5

Signal. Tektronics TDS6124C Digital Storage Oscilloscope also measures the waveform and jitter of CDR recovered clock and recovered data. Agilent E4440A Spectrum Analyzer is used to measure the spectrum of CDR recovered clock and the output result of spread spectrum clock generator.




Fig. 5. 3 Test Environment Setup

Chapter 6

Conclusions and Future Works

6.1 Conclusions



A 6Gbps CDR with Multiple Alternating Edge Sampling for Spread Spectrum Clock is proposed. The CDR conforms to SATA generation 3 specifications. The CDR is a dual loop architecture that is suitable for multi-channel integration without the need of extra PLLs for different channels. The 2nd-order digitally implemented phase tracking algorithm is programmable for different jitter conditions and can track spread spectrum clock transmission. The proposed Multiple Alternating Edge Sampling technique eradicates the unwanted side effects of binary phase detection and enhance the performance in severe ISI conditions. The CDR meets the specification of jitter quantity and spread spectrum clock of SATA-III and the specification of jitter tolerance mask of SDH STM-64 interface. The CDR is implemented in UMC 1P8M 90nm 1.0V Regular-Vt CMOS technology.

Chapter 6

Table 6. 1 Comparison with recent works

	This work	VLSIC 2006 [23]	JSSC 2003 [17]	JSSC 2006 [36]	JSSC 2005 [39]	JSSC 2003 [19]
Process	90nm CMOS (1.0V supply)	0.18um CMOS (1.4V supply)	0.18um CMOS (1.8V supply)	90nm CMOS	0.11um CMOS (1.5V supply)	0.18um CMOS (1.8V supply)
Speed	6 Gb/s	0.2~4Gb/s	0.622~ 3.125Gb/s	8~28Gb/s	10.8Gb/s	2.5~11.5Gb/s
Power	55mW	14mW(2Gb/s)	80mW	172mW	220mW	158mW
Active Area	0.78(mm ²) With SSCG	0.8(mm ²)	0.16(mm ²)	0.07(mm ²) CDR core	0.35(mm ²)	0.75(mm ²)
Recovered Clock Jitter	17.516ps (p-p) @ $\sigma=0.02$ UI	N/A	N/A	0.22UI(p-p)	3.2ps (rms) (2.7Gb/s)	21.2ps(p-p) 2.45ps(rms)
Freq Tolerance	1000 ppm	250ppm	200ppm	112ppm	400ppm	200ppm
SSC Tracking	+/- 10000 ppm 30KHz	+/- 2500 ppm 20KHz	N/A	N/A	N/A	N/A
BER	N/A	<10 ⁻¹² (2Gb/s)	<10 ⁻¹⁵	<10 ⁻¹²	N/A	<10 ⁻¹²

6.2 Future Works

The research of CDR is thriving and many new designs and ideas are being proposed. There are many potential improvements that may be incorporated in our CDR circuits, too. First, we may adopt a phase detector that counts the data transition and normalize its output with respect to data transition counts. The PD output is therefore independent from transition density, then the majority vote can be omitted to increase speed and recover M-AES behavior. Second, the M-AES is a promising technology that may improve BER performance in various jitter conditions. We may incorporate a feedback loop system for the M-AES and control the alternating phases according to the jitter condition. In this way we can adapt more severe jittery signals like ISI or channel attenuation. Third, as the fabrication process improves, the digital circuit latency can be greatly reduced. Therefore the loop delay is shortened and the jitter tracking ability and stability can be both improved. The input jitter mask can be easily met. Fourth, the phase interpolator may adopt finer resolution and use a compensation method that further increases the linearity. The cycle-to-cycle jitter of

Chapter 6

recovered clock can then be reduced.



References

- [1] Universal Serial Bus Specification Revision 2.0, Mar. 2000.
- [2] P1394b Draft Standard for a High Performance Serial Bus (Supplement), P1394b Draft 1.3.1, 15 Oct 2001.
- [3] IEEE Std 802.3ae-2002, "IEEE Standard for Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications — Media Access Control (MAC) Parameters, Physical Layer and Management Parameters for 10 Gb/s Operation," Aug 2002.
- [4] IEEE Std 1394b-2000: IEEE standard for a high performance serial bus.
- [5] PCI Express™ Base Specification Revision 1.0a, 15 April 2003.
- [6] Serial ATA II Electrical Specification Revision 1.0, 26 May 2004.
- [7] IEEE Std. 802.3ae: IEEE standard for 10Gbps Ethernet.
- [8] A.X. Widmer and P.A. Franaszek, "A DC-Balanced Partitioned-Block, 8B/10B Transmission Code," *IBM Journal of Res. and Dev.*, Vol. 27, Number 5, September 1983.
- [9] High-Definition Multimedia Interface Specification 1.3a, 10 November 2006.
- [10] J. Savoj and B. Razavi, "A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector," *IEEE J. Solid-State Circuits*, vol. 36, no. 5, pp.761-767, May 2001.
- [11] J. E. Rogers and J. R. Long, "A 10-Gb/s CDR/DEMUX with LC Delay Line VCO in 0.18- μ m CMOS," *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 1781-1789, December 2002.
- [12] S. Y. Sun, "An Analog PLL-Based Clock and Data Recovery Circuit with High Input Jitter Tolerance," *IEEE J. Solid-State Circuits*, vol. 24, no.2, pp. 325-330, April 1989.
- [13] Michael H. Perrott, Y. Haung, R. T. Baird, B. W. Garlepp, D. Pastorello, E. T. King, Q. Yu, D. B. Kasha, P. Steiner, L. Zhang, J. Hein and B. Del Signore, "A 2.5-Gb/s Multi-Rate 0.25- μ m CMOS Clock and Data Recovery Circuit Utilizing a Hybrid Analog/Digital Loop Filter and All-Digital Referenceless Frequency Acquisition," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2930-2944, December 2006.
- [14] C. -K. Yang, R. Farjad-Rad, and M. Horowitz, "A 0.5- μ m CMOS 4.0-Gbit/s Serial Link Transceiver with Data Recovery Using Oversampling," *IEEE J. Solid-State Circuits*, vol. 33, no. 5, pp. 713-722, May 1998.
- [15] H. -R. Lee, M. -S. Haung, B. -J Lee, Y. -D Kim, D. Oh, J. Kim, S. -H. Lee, D. -K. Jeong, W. Kim, "A 1.2-V-Only 900-mW 10 Gb Ethernet Transceiver and XAUI Interface with Robust VCO Tuning Technique," *IEEE J. Solid-State Circuits*, vol. 40, no. 11, pp.2148-2157, November 2005.
- [16] R. Farjad-Rad, A. Nguyen, J. M. Tran, T. Greer, J. Poulton, W. J. Dally, J. H. Edmonson, R. Senthinathan, R. Rathi, M. -J. E. Lee, and H. -T. Ng, "A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/Os," *IEEE J. of Solid-State Circuits*, vol. 39, no. 9, pp. 1553-1561, September 2004,
- [17] H. T. Ng, R. Farjad-Rad, M. -J. E. Lee, W. J. Dally, T. Greer, J. Poulton, J. H. Edmonson, R. Rathi, and R. Senthinathan, "A Second-Order Semi digital

Reference

- Clock Recovery Circuit Based on Injection Locking,” *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2101-2110, December 2003.
- [18] K. -Y. K. Chang, J. Wei, C. Huang, S. Li, K. Donnelly, M. Horowitz, Y. Li, and S. Sidiropoulos, “A 0.4-4-Gb/s CMOS Quad Transceiver Cell Using On-Chip Regulated Dual-Loop PLLs,” *IEEE J. Solid-State Circuits*, vol. 38, no. 5, pp. 747-754, May 2003.
- [19] B. -J. Lee, M. -S. Hwang, S. -H. Lee, and D. -K. Jeong, “A 2.5-10-Gb/s CMOS Transceiver With Alternating Edge-Sampling Phase Detection for Loop Characteristic Stabilization,” *IEEE J. Solid-State Circuits*, vol. 38, no. 11, pp. 1821-1829, November 2003.
- [20] S. -H. Lee, M. -S. Hwang, Y. Choi, S. Kim, Y. Moon, B. -J. Lee, D. -K. Jeong, W. Kim, Y. -J. Park, and G. Ahn, “A 5-Gb/s 0.25- μ m CMOS Jitter-Tolerant Variable-Interval Oversampling Clock/Data Recovery Circuit,” *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 1822-1830, December 2002.
- [21] S. Palermo, A. Emami-Neyestanak and M. Horowitz, “A 90nm CMOS 16-Gb/s Transceiver for Optical Interconnects,” *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, p. 44, 2007.
- [22] P. Larsson, “A 2-1600 MHz CMOS Clock Recovery PLL with Low-Vdd Capability,” *IEEE J. Solid-State Circuits*, vol.34, no.12, pp. 1951-1960, Dec 1999.
- [23] P. K. Hanumolu and G. -Y. Wei, “A Wide Tracking Range 0.2-4Gb/s Clock and Data Recovery Circuit,” *IEEE VLSI circuits. (VLSIC) Dig. Tech. Papers*, p. 71-72, 2006.
- [24] S. Kim, K. Lee, D. -K. Jeong, D. D. Lee, and A. G. Nowatzky, “An 800Mbps multi-channel CMOS serial link with 3x oversampling,” in *IEEE 1995 CICC Proc.*, p. 451, February 1995.
- [25] R. C. Walker, “Designing bang-bang PLLs for clock and data recovery in serial data transmission systems,” in *Phase-Locking in High-Performance Systems- From Device to Architectures*. IEEE Press, 2003.
- [26] J. Maneatis, “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, *IEEE J. Solid-State Circuits*, vol. 31, no. 11, pp. 1723-1732, November 1996.
- [27] S. J. Jou, C. H. Lin, Y. H. Chen, and Z. H. Li, “Module generator of data recovery for serial link receiver,” *System on Chip Conference*, p.95-98, September 2003.
- [28] K. B. Hardin, J. T. Fessler, D. R. Bush, and J. R. Booth, “Spread spectrum clock generation and associated method,” *US Patent 5,488,627*, January 30, 1996.
- [29] Serial ATA International Organization: Serial ATA Revision 2.5, 27 October 2005.
- [30] The National Technology Roadmap for Semiconductors, Semiconductor Industry Associations, 1997.
- [31] Serial Attached SCSI-2, American National Standard for Information Technology, 28 September 2007.
- [32] ITU-T Recommendation G.825, The Control of Jitter and Wander within Digital Networks which are Based on the Synchronous Digital Hierarchy (SDH), March 2000.

Reference

- [33] J. Sonntag and J. Stonick, "A digital clock and data recovery architecture for multi-gigabit binary links," in Proc. *IEEE Custom Integrated Circuits Conf.*, pp. 537–544, September 2005.
- [34] Y. Tomita, M. Kibune, J. Ogawa, W. W. Walker, H. Tamura, and T. Kuroda, "A 10-Gb/s receiver with series equalizer and on-chip ISI monitor in 0.11- μ m CMOS," *IEEE J. Solid-State Circuits*, vol. 40, no. 4, pp. 986-993, April 2005.
- [35] H. Takauchi, H. Tamura, S. Matsubara, M. Kibune, Y. Doi, T. Chiba, H. Anbutsu, H. Yamaguchi, T. Mori, M. Takatsu, K. Gotoh, T. Sakai, and T. Yamamura, "A CMOS multichannel 10 Gb/s transceiver," *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2094–2100, December 2003.
- [36] C. Kromer, G. Sialm, C. Menolfi, M. Schmatz, Frank Ellinger, H. Jackel, "A 25-Gb/s CDR in 90-nm CMOS for High-Density Interconnects," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2921-2929, December 2006.
- [37] J. F. Bulzacchelli, M. Meghelli, S. V. Rylov, W. Rhee, A. V. Rylyakov, H. A. Ainspan, B. D. Parker, M. P. Beakes, A. Chung, T. J. Beukema, P. K. Pepeljugoski, L. Shan, Y. H. Kwark, S. Gowda, and D. J. Friedman, "A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2885-2900, December 2006.
- [38] T. Toifl, C. Menolfi, M. Ruegg, R. Reutemann, P. Buchmann, M. Kossel, T. Morf, J. Weiss, and M. L. Schmatz, "A 22-Gb/s PAM-4 Receiver in 90-nm CMOS SOI Technology," *IEEE J. Solid-State Circuits*, vol. 41, no. 4, pp. 954-965, April 2006.
- [39] R. Kreienkamp, U. Langmann, C. Zimmermann, T. Aoyama, and H. Siedhoff, "A 10-Gb/s CMOS Clock and Data Recovery Circuit With an Analog Phase Interpolator," *IEEE J. Solid-State Circuits*, vol. 40, no. 3, pp. 736-743, March 2005.

