

REFERENCES

- [1] S. Uchikoga, “Low-temperature polycrystalline silicon thin-film transistor technologies for system-on-glass displays,” in *MRS Bulletin*, pp. 881–886, Nov. 2002.
- [2] K. Yoneda, R. Yokoyama, and T. Yamada, “Future application potential of low temperature p-Si TFT LCD displays,” *SID, Dig. Tech. Papers, 2001*, vol. 50, No. 1, pp. 1242–1245.
- [3] Y. Nakajima, Y. Teranishi, Y. Kida, and Y. Maki, “Ultra-low-power LTPS TFT-LCD technology using a multi-bit pixel memory circuit,” *SID, Dig. Tech. Papers, 2006*, vol. 22, No. 4, pp. 1185–1188.
- [4] Y. Nakajima, Y. Kida, M. Murase, Y. Toyoshima, and Y. Maki, “Latest development of “System-on-Glass” display with low temperature poly-Si TFT,” *SID, Dig. Tech. Papers, 2004*, vol. 21, No. 3, pp. 864–867.
- [5] B. Lee, Y. Hirayama, Y. Kubota, S. Imai, A. Imaya, M. Katayama, K. Kato, A. Ishikawa, T. Ikeda, Y. Kurokawa, T. Ozaki, K. Mutaguchi and S. Yamazaki, “A CPU on a glass substrate using CG-silicon TFTs,” *ISSCC, 2003*, vol. 9, No. 4, Feb. 2003.
- [6] T. Nishibe and H. Nakamura, “Value-added circuit and function integration for SOG (System-on-Glass) based on LTPS technology,” *SID, Dig. Tech. Papers, 2006*, vol. 16, No. 4, pp. 1091–1094.
- [7] E. Lueder, *Liquid Crystal Displays Addressing Schemes and Electro-Optical Effects*, John Wiley and Sons, Inc., Sep. 2004.
- [8] T. Tsukada, *TFT/LCD Liquid-Crystal Displays Addressed by Thin-Film Transistors*, Gordon and Breach Publishers, 1996.
- [9] D. McCartney, *LCD Electronics Theory of Operation Handout*, Fall 2005.
- [10] Y.-H. Tai, *Design and Operation of TFT-LCD Panels*, Wu-Nan Book, Inc., Apr. 2006.

- [11] P. R. Gray, P. J. Hurst, Stephen H. Lewis, and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits*, John Wiley & Sons, Inc., 2001.
- [12] D. Johns and K. Martin, *Analog Integrated Circuit Design*, John Wiley & Sons, Inc., 1997.
- [13] P. E. Allen and D. R. Holberg, *CMOS Analog Circuit Design*, New York: Oxford University Press, 2002.
- [14] B. Razavi, *Design of Analog CMOS Integrated Circuits*, McGraw-Hill Companies, Inc., 2001.
- [15] J.-Y. Hu and W.-T. Sun, “Method for reducing spikes in a digital-to-analog converter,” U.S. Patent 6819277, Nov. 16, 2004.
- [16] M. Pelgrom, “A 50 MHz 10-bit CMOS digital-to-analog converter with 75 Omega buffer,” *ISSCC*, 1990, vol. 12, No. 2, pp. 200–201, 295, Feb. 1990.
- [17] J.-T. Wu, *Analog Integrated Circuits (II) Handout*, Spring 2006.
- [18] Y. Uraoka, T. Hatayama, T. Fuyuki, T. Kawamura, and Y. Tsuchihashi, “Reliability of low temperature poly-silicon TFTs under inverter operation,” *IEEE Trans. on Electron Devices*, vol. 48, No. 10, pp. 2370–2374, Oct. 2001.
- [19] Y. M. Ha, “P-type technology for large size low temperature poly-Si TFT-LCDs,” *SID, Dig. Tech. Papers*, 2000, pp.1116–1119.
- [20] Y. Nonaka, H. Haga, H. Tsuchi, Y. Kitagishi, T. Matsuzaki, M. Sugimoto, H. Hayama, and H. Asada, “A low-power SOG LCD with integrated DACs and a DC-DC converter for mobile applications,” *SID, Dig. Tech. Papers*, 2004, pp. 1448–1451.
- [21] S. H. Yeh, W. T. Sun, J. S. Yu, C. C. Chen, J. Lee, and C. S. Yang, “A 2.2-inch QVGA system-on-glass LCD using p-type low temperature poly-silicon thin film transistors,” *SID, Dig. Tech. Papers*, 2005, pp. 352–355.
- [22] M. D. Ker, C. K. Deng, and J. L. Huang, “On-panel output buffer with offset compensation technique for data driver in LTPS technology,” *IEEE J. Display*

Tech., vol. 2, No. 2, pp. 153–159, June 2006.

- [23] W. Y. Guo, A. Shih, C. Y. Meng, and Y. M. Tsai, “Reliability of low temperature poly-Si thin film transistor,” *SID, Dig. Tech. Papers, 2003*, pp. 224–227.
- [24] Y. H. Tai, “Device variation and its influences on the LTPS TFT circuits,” *International TFT Conference 2005*.
- [25] S. C. Huang, G. F. Peng, J. L. Chern, and Y. H. Tai, “Statistical investigation on the variation behavior of low-temperature poly-Si TFTs for circuit simulation,” *SID, Dig. Tech. Papers, 2006*, pp. 329–332.
- [26] C. C. Pai and Y. H. Tai, “A novel analogue buffer using poly-Si TFTs for active matrix displays,” in *IDMC Tech. Dig., 2005*, pp. 483–486.
- [27] S. I. Hsieh, H. T. Chen, Y. C. Chen, C. L. Chen, and Y. C. King, “Threshold voltage uniformity enhancement for low-temperature polysilicon thin-film transistors using tilt alignment technique,” *Electrochemical and Solid-State Lett.*, pp. H57–H60, 2006.
- [28] W. Y. Guo, C. Y. Meng, A. Shih, and Y. M. Tsai, “Reliability of low temperature poly-Si thin film transistor,” in *IDMC Tech. Dig., 2003*.
- [29] C.-W. Lu and C.-L. Lee, “A low power high speed Class-B buffer amplifier for flat panel display application,” in *DELTA Tech. Dig., 2002*, pp. 172–176.

簡歷

姓 名：李宇軒

學 歷：

私立國光高級中學 (87年9月~90年6月)

國立交通大學電機與控制工程學系 (90年9月~94年6月)

國立交通大學電子研究所碩士班 (94年6月~96年6月)

研究所修習課程：

類比積體電路 I、II	 吳介琮教授
數位積體電路	周世傑教授
積體電路之靜電放電防護設計特論	柯明道教授
計算機結構	黃俊達教授
顯示電子電路	戴亞翔教授
TFTLCD 面板設計實務	戴亞翔教授
平面顯示器驅動原理及電路設計	劉昌和副理
TFT-LCD 驅動電路設計	宋國明教授
液晶顯示器驅動原理	馬志遠經理

永久地址：高雄市左營區後昌路 611 巷 48 號

Email : leefish.ee94g@nctu.edu.tw

leefish.ece90@nctu.edu.tw

m9411615@alab.ee.nctu.edu.tw

PUBLICATION LIST

- [1] Y.-H. Li, M.-D. Ker, C.-Y. Huang, and C.-Y. Hsu, "On-panel analog output buffer for data driver with consideration of device characteristic variation in LTPS technology," in *ASIA Display Tech. Dig.*, 2007, vol.1, pp. 210–215.
- [2] M.-D. Ker, Y.-H. Li, and C.-Y. Hsu, "Novel digital-to-analog converter with gamma correction for on-panel data driver in LTPS technology," patent pending, 2007.

