

# 金氧半場效電晶體導通電流增強之方法與 相關可靠性問題之研究

研究生：呂嘉裕

指導教授：林鴻志 博士  
黃調元 博士

國立交通大學電子工程學系電子研究所

## 摘要

在本論文中，我們針對覆蓋氮化矽對於元件特性與可靠性影響作一系列之研究，此外，我們也探索先進的 SOI 元件結構的可行性。主要涵蓋的內容包括有複晶矽鍺閘極元件製作與分析；具有複晶矽鍺閘極與電漿化學氣相沈積氮化矽之 p 型金氧半場效電晶體元件之研製，及其驅動電流及負偏壓不穩定效應探討；利用低壓化學氣相沈積氮化矽覆蓋層之 n 型金氧半場效電晶體之製作與分析；由局部應力造成的能階窄化效應與熱載子測試後之界面缺陷橫向擴散等現象，在本論文中均有詳細之分析。最後，我們也製作應用雜質分離技術之蕭斯基 FinFET 元件，與具有省略化學機械研磨和後閘極製作技術之超薄 SOI 元件。

我們的結果驗證使用複晶矽鍺閘極能夠同時減緩閘極空乏與硼穿透等問題，這主要是因為對 p 型半導體而言，雜質在矽鍺中會有較高的活化率，因此可增加驅動電流將近 5.8%。而在負偏壓不穩定效應分析中，具有複晶矽鍺閘極元件則較傳統複晶矽閘極元件有較長之生命期，因此，具有複晶矽鍺閘極之 p 型金氧半場效電晶體將更適用於奈米級元件的製作。

使用電漿化學氣相沈積氮化矽覆蓋層造成元件通道局部壓縮應力，與複晶矽鍺閘極之 p 型金氧半場效電晶體在本論文中被成功製作出來，其驅動電流因為加入具有壓縮應力之氮化矽層而得到明顯提升。事實上，對於通道長度為 0.45 微米元件，分別沈積氮化矽 100 奈米與 300 奈米厚度，驅動電流可提升將近 29% 與 36% 之多。儘管有此優勢，實驗結果顯示覆蓋氮化矽層也會造成負偏壓不穩定效應的劣化；在電漿化學沈積氮化矽過程中的氫元素，以及氮化矽所造成的通道壓縮應力，都是惡化可靠性之疑兇。因此，嘗試調整與最佳化在氮化矽沈積過程中氫元素的含量，並同時保有元件通道壓縮應力，是改善負偏壓不穩定效應的方法之一。此外，在負偏壓不穩定效應中，臨界電壓的偏移與界面缺陷的增加會隨著測試時間的增加，而表現出飽和現象；這主要是因為隨著測試時間的增加，界面矽氫鍵幾乎已被完全破壞所致。

接下來，此具有電漿輔助化學氣相沈積氮化矽之 p 型金氧半場效電晶體，同時亦作動態負偏壓溫度不穩定效應與交流可靠性分析。結果顯示覆蓋氮化矽之元

件具有較大的臨界電壓與界面缺陷的回復現象，而中性的氫元素是回復過程中的主要角色。然而，實驗結果亦發現，覆蓋氮化矽之元件臨界電壓的偏移，與交流訊號之頻率是息息相關，且本論文同時得到一重要之結論，即具有氮化矽層覆蓋之元件雖然會劣化負偏壓不穩定效應，但是當元件操作頻率增加，此劣化現象將會得到良好的改善。

在本論文中，我們同時也研究低壓化學氣相沈積氮化矽過程本身，以及氮化矽層伸張應力對 n 型金氧半場效電晶體之特性影響。對通道長度為 0.4 微米的元件，在低壓化學氣相沈積氮化矽厚度為 300 奈米時，可造成將近 20% 導通電流的增加，且通道伸張應力造成能階窄化現象，隨著通道長度的減小，將造成臨界電壓變小。實驗結果指出，在沈積氮化矽過程中額外的熱預算，會減輕元件反向短通道效應的產生，但是這額外的熱預算，同時也是造成閘極雜質外擴散與閘極氧化層厚度增加的元凶；經由 F-N 穿透電流的計算，閘極氧化層將從對照組的 2.705 奈米，增加至氮化矽沈積 300 奈米時的 2.85 奈米厚度。此外，界面缺陷的密度亦受到氮化矽沈積過程的影響，當增加氮化矽的沈積時間，相對的將有更多的氫元素參與界面缺陷的填補。

其次，氮化矽的沈積與沈積過程本身，兩者對於元件操作與相關可靠性都有重大的影響。事實上，具有低壓化學氣相沈積氮化矽之元件，因為能階窄化與載子遷移率的增加，將會惡化熱載子效應。然而，我們亦需將注意力集中在氮化矽沈積過程本身，因為沈積氮化矽製程使用含氫元素的反應氣體源，大量的氫元素將累積在閘極氧化層，而造成熱載子效應的劣化；另外，熱載子效應本身的局部現象，也是惡化可靠性的因素之一。此外，因為閘極氧化層的變動與能階窄化現象，使得具有氮化矽沈積之元件的熱載子劣化現象，與氮化矽層沈積厚度並不相關。

最後，我們將展示具有白金金屬矽化物與雜質分離技術的蕭特基 FinFET 元件，藉由雜質分離技術可有效改善蕭特基能障，而得到較佳之元件特性，並且不必經由電場引致汲極(FID)結構來降低漏電流，其導通電流甚至可比利用 FID 技術之蕭特基元件多達五倍之多。此外，我們同時成功的製作出一新型，同時可省略化學機械研磨動作，且具有提升矽鍺源/汲極的超薄 SOI p 型金氧半場效電晶體，因為其後閘極的製程方法，使得其有潛力應用於未來結合高介電常數的閘極介電層與金屬閘極中的元件製作。

**關鍵字：**氮化矽沈積，壓縮應力，負偏壓溫度不穩定效應，動態負偏壓溫度不穩定效應，伸張應力，熱載子效應，蕭特基能障

# A Study of Drive Current Enhancement Methods and Related Reliability Issues for MOSFETs

Student: Chia-Yu Lu

Advisors: Dr. Horng-Chih Lin  
Dr. Tiao-Yuan Huang

Department of Electronics Engineering & Institute of Electronics  
National Chiao-Tung University

## Abstract

In this thesis, we have investigated the impacts of silicon nitride (SiN) capping layer on drive current and the associated reliability issues. In addition, novel SOI devices were also fabricated and characterized in this study. This study includes the fabrication and characterization of devices with poly-SiGe gate electrode. Attentions were paid on the drive current and NBTI degradation of PMOSFETs with poly-SiGe gate and PE-SiN capping layer. Moreover, NMOSFETs with LP-SiN capping were also fabricated and investigated. Bandgap narrowing effect induced by local strain and lateral diffusion of interface states after hot-carrier stress were addressed. Finally, novel Schottky-barrier (SB) FinFET with impurity segregation and UTB SOI devices with CMP-free and gate-last process were fabricated and characterized.

Devices with poly-SiGe gate electrodes can help alleviate poly-depletion and boron penetration problems due to higher dopant activation in p-type semiconductor. These result in about 5.8% enhancement of saturation current as compared with the poly-Si-gated counterparts. During NBTI stress, devices with poly-SiGe gate even have longer lifetime than those with conventional poly-Si gate.

Next, poly-SiGe-gated PMOSFETs with local compressive strain in the channel induced by a compressive PECVD SiN capping layer were fabricated in this study. The drive current of PMOSFETs is found to be significantly enhanced by the incorporation of the compressive PE-SiN capping layer. Specifically, the drive current enhancement can reach about 29% and 36% for devices with PE-SiN capping thickness of 100 nm and 300 nm, respectively, at a channel length of 0.45  $\mu\text{m}$ . Despite this much-coveted merit, our results also show that the PE-SiN capping may aggravate the NBTI characteristics. The abundant hydrogen species contained in the PE-SiN layer as well as

the strain energy stored in the channel may be the culprits for the worsened reliability. Cares should therefore be exercised to optimize the amount of hydrogen species to ensure that the NBTI effect is kept at bay, while simultaneously maintaining the performance enhancement pertaining to the compressive strain channel. In addition, the saturation phenomena in  $\Delta V_{th}$  and  $\Delta N_{it}$  are also observed during NBTI stress. This is believed to be due to the fact that nearly all the interfacial Si-H bonds have been broken.

DNBTI and AC stressing were also performed on PMOSFETs with PE-SiN capping layer. The results show that devices with SiN capping have larger recovery of  $\Delta V_{th}$  and  $\Delta N_{it}$  than those without capping. The neutral hydrogen species are mainly responsible for the recovery phenomena of the generated interface states in the SiN-capped devices. However, a strong dependence on the AC stress frequency is also observed for the SiN-capped devices. Our observation reveals an important message that the aggravated NBTI in the SiN-capped devices could be largely alleviated by high frequency operation.

In this study, we have also investigated the effects of LPCVD SiN capping process and the resultant channel strain induced by the SiN-capping layer on the device characteristics. Enhancement ratio up to 20% is achieved for devices with LP-SiN capping thickness of 300 nm at a channel length of 0.4  $\mu\text{m}$ . The bandgap narrowing effect due to the channel strain may result in further lowering in  $V_{th}$  as the channel length is shortened. Our results indicate that the thermal budget associated with the deposition of the SiN capping layer could alleviate the reverse short-channel effect seen in the uncapped devices. However, it is also the main culprit for the gate dopant out-diffusion and gate oxide thickness variation. The gate oxide thickness extracted by F-N tunneling current would increase from 2.705nm for the control sample to 2.85nm for the 300nm-SiN-capped sample. In addition, interface state density is also affected by SiN capping procedure. More hydrogen species are expected to participate in interface state passivation as the duration of the LP-SiN deposition increases.

Next, both the deposited LP-SiN layer and/or the deposition process itself have significant impacts on the device operation and the associated reliability characteristics. In fact, the accompanying bandgap narrowing and the increase in carrier mobility tend to worsen the hot-electron reliability in the LP-SiN-capped devices. Nevertheless, attentions should also be paid to the SiN deposition process itself. Owing to the use of hydrogen-containing precursors, abundant hydrogen species is incorporated in the oxide that may also contribute to the hot-electron degradation. The edge effect of hot carrier stress is also a factor to cause reliability degradation in SiN-removal devices. In addition, the hot carrier degradation of devices with SiN capping is independent of SiN thickness due to gate oxide thickness variation and bandgap narrowing induced by channel strain.

Finally, we have successfully demonstrated Schottky barrier (SB) FinFETs formed

by Pt salicide and impurity segregation. By adjusting SB height through impurity segregation, excellent device performance is achieved without resorting to field-induced drain (FID) structure to reduce the leakage current. The driving current can even be five times larger than that of the SB device with FID. Moreover, we have also proposed and successfully demonstrated a new CMP-free process for fabricating UTB SOI PMOS transistors with SiGe raised source/drain and replacement gate schemes. Satisfactory device characteristics have been achieved. With its inherent gate-last feature, the new scheme lends itself handily to the advanced nano CMOS featuring high-k gate dielectric and metal electrode.

**Keyword:** SiN capping, compressive strain, negative bias temperature instability (NBTI), DNBTI, tensile strain, hot-electron effect, Schottky barrier (SB)



## 誌 謝

首先，我要特別感謝我的指導教授黃調元博士與林鴻志博士在這碩博士七年中的細心指導與關懷，使本論文得以順利完成。黃老師的博學多聞，不管是在專業或非專業上的博覽，令學生無比的佩服，無形中增廣學生看待事情的角度；林老師更是我的良師益友，在實驗茫然無措時，是林老師給了我一盞明燈，而對於元件物理知識的傳授與作學問的嚴謹態度，更是令學生受益良多，林老師不僅提供正確的觀念與想法，更提供了豐富的學習環境，使得學生在學問上有豐足的收穫，「將帥無才，累死三軍」更是林老師用來激勵學生去努力學習的一句話，以免日後帶人無方。對於兩位恩師教育與感激之情，實難以言語形容。

由衷的感謝王夢凡學長對我的啟蒙訓練，使我日後具有獨立進行實驗的能力。也感謝李達元學長在日常生活與實驗上的協助。感謝葉冠麟學長帶我進入實驗室，使我認識這麼多幫助過我的人。特別感謝盧文泰學長對於實驗室量測機台的架設，使得本論文得以順利完成。感謝李耀仁學長在我低潮時的鼓勵，以及實驗上建議與幫忙。感謝俞正明學長讓我平凡的生活增加些許趣味。感謝張伊鋒學弟與我分擔實驗的辛勞，使我不再是孤軍奮戰；也感謝學弟趙志誠、謝雨霖與黃健銘在實驗上的協助。感謝古紹泓同學在生活上的照顧。感謝同在修讀博士學位的林宏年與李明賢，曾經一起打拼的賴大偉學弟，以及其他先進元件技術實驗室學弟歐士傑、蘇俊榮、盧景森、林柏青、李聰杰、藍文廷、張凱翔、徐行徽、洪振家、蔡銑泓、蔡子儀、詹凱翔、黃育峯、王子銘等人在這段時間的陪伴與學習。

另外，衷心的感謝國家奈米元件實驗室簡昭欣博士的指導，與沈士文、劉正財、巫政榮、侯福居、謝錦龍、李亮峯、陳俊淇先生，以及彭馨誼、范庭瑋、李春杏、陳綉芝、謝竹枝、蔣秋芬、林婉貞、徐台鳳、趙子綾小姐在技術上的協助。

我還要感謝我的家人，特別是我的父母-呂顯建先生與簡桂月女士，感謝他們這三十年來對我的養育之恩，默默在我的背後支持著我，讓我時時感受到家裡的溫暖，使我在求學期間能無後顧之憂，也希望日後他們能更加以我為榮。再則更要感謝女友歐姿妙小姐在這幾年內的陪伴與支持，讓我攻讀博士的生活增色不少，更加多采多姿。最後僅將此論文獻給曾經幫助過我的人。

呂嘉裕  
誌于風城交大  
2006/06

# Contents

Abstract (Chinese)	i
Abstract (English)	iii
Acknowledgements (Chinese)	vi
Contents	vii
Table Captions	x
Figure Captions	xi

## Chapter 1 Introduction

1.1 General Background.....	1
1.1-1 Poly-SiGe Gates .....	1
1.1-2 Strained Channel Techniques .....	2
1.1-3 Negative Bias Temperature Instability (NBTI).....	5
1.1-4 Dynamic NBTI.....	7
1.1-5 Hot-Carrier Effect .....	8
1.1-6 Nano-Scale Silicon-on-Insulator (SOI) CMOS.....	10
1.2 Motivation of this Study .....	11
1.3 Organization of the Thesis.....	12
References .....	15

## Chapter 2 Fabrication and Reliability Characterization of Poly-SiGe-Gated Devices

2.1 Introduction .....	26
2.2 Devices Fabrication .....	27
2.3 Results and Discussion.....	27
2.3-1 Electrical Characteristics of Poly-SiGe Gate Electrode.....	28
2.3-2 Negative Bias Temperature Instability Characterization.....	30
2.4 Summary.....	32
References .....	33

## Chapter 3 Devices Characteristics and Aggravated Negative Bias Temperature Instability in PMOSFETs with Uniaxial Compressive Strain

3.1 Introduction .....	47
3.2 Devices Fabrication .....	48
3.3 Results and Discussion.....	49
3.3-1 Devices Characteristics .....	49
3.3-2 Field Effect Mobility at Low Temperature.....	50

3.3-3 Negative Bias Temperature Instability Characterization.....	51
3.3-4 Hydrogen Content in PE-SiN Layer .....	53
3.4 Summary.....	55
References .....	57

## **Chapter 4 Dynamic and Frequency-Dependent NBTI Characteristics of PMOSFETs with PE-SiN Capping**

4.1 Introduction .....	77
4.2 Experimental.....	78
4.3 Results and Discussion.....	79
4.3-1 Dynamic NBTI Characteristics .....	79
4.3-2 Effect of Stress Frequency .....	80
4.3-3 Effects of Channel Length and PE-SiN Layer Thickness .....	81
4.4 Summary.....	83
References .....	84

## **Chapter 5 Fabrication and Characterization of NMOSFETs with LP-SiN Capping Layer**

5.1 Introduction .....	95
5.2 Devices Fabrication.....	96
5.3 Results and Discussion.....	96
5.3-1 Effects of Channel Strain on Device Performance.....	96
5.3-2 Short Channel Effects.....	98
5.3-3 Extracting Oxide Thickness by F-N Current Fitting.....	99
5.3-4 Bandgap Narrowing .....	101
5.3-5 Impacts of SiN Capping on Interface State Density .....	102
5.4 Summary.....	103
References .....	104

## **Chapter 6 Impacts of LP-SiN-Capping Layer on Hot Carrier Degradations in NMOSFETs**

6.1 Introduction .....	122
6.2 Experimental.....	123
6.3 Results and Discussion.....	124
6.3-1 The Substrate Current and Impact Ionization Rate .....	124
6.3-2 Hot Carrier Stress .....	126
6.3-3 Lateral Distribution of Interface State.....	129
6.4 Summary.....	131
References .....	132



## **Chapter 7 Fabrication and Characteristics of Nano-Scale Devices on SOI Substrates**

7.1 Introduction .....	149
7.2 Device Fabrication.....	151
7.2-1 FinFET Device .....	151
7.2-2 Ultra-Thin Body SOI Device .....	152
7.3 Results and Discussion .....	153
7.3-1 Schottky Barrier FinFET Device .....	153
7.3-2 SB FinFET with Impurity Segregation .....	154
7.3-3 A Novel CMP-Free Process of UTB SOI PMOSFET .....	155
7.4 Summary.....	157
References .....	158

## **Chapter 8 Conclusions and Suggested Future Works**

8.1 Conclusions .....	173
8.2 Suggestions for Future Work.....	176



## **Table Captions**

### **Chapter 2**

Table 2-I Fractional time dependence of NBTI for different species.

Table 2-II Exponent values of power-law dependence in the poly-Si and -SiGe gated devices under different stress biases and temperatures.

### **Chapter 7**

Table 7-I Drain-induced-barrier-lowering (DIBL) of SB FinFETs.

Table 7-II Subthreshold swing (SS) of SB FinFETs.



## Figure Captions

### Chapter 2

Fig. 2.1 SIMS profile of germanium content in the deposited poly-SiGe material.

Fig. 2.2 Measurement setup of NBTI stress.

Fig. 2.3 Cumulative probability distribution of sheet resistance in poly-Si and poly-SiGe films. Both with the same implantation (boron,  $3 \times 10^{15} \text{ cm}^{-2}$ , 10 keV) and annealing temperature (900°C, 30 sec).

Fig. 2.4 Capacitance-voltage ( $C-V$ ) characteristics of devices with poly-Si and poly-SiGe gates.

Fig. 2.5 Output characteristics of devices with poly-Si and poly-SiGe gates at  $L/W = 1 \mu\text{m}/10 \mu\text{m}$ .

Fig. 2.6 Comparison of effective hole mobility between poly-Si and -SiGe gated devices measured by split-CV method.

Fig. 2.7 (a)  $\Delta V_{\text{th}}$  and (b)  $\Delta N_{\text{it}}$  versus stress time at three different gate biases performed at 130°C for poly-Si and -SiGe gated devices.

Fig. 2.8 Charge pumping current in fresh state and post 5000sec NBTI stress for devices with poly-Si and -SiGe gate electrodes at  $L/W = 1 \mu\text{m}/10 \mu\text{m}$ . NBTI stress was performed at  $V_G - V_{\text{th}} = -3.5 \text{ V}$  and 100°C.

Fig. 2.9 Activation energies of the poly-Si and -SiGe gated devices at  $V_G - V_{\text{th}} = -3.5 \text{ V}$ .

Fig. 2.10 10-year lifetime projection for the poly-Si and -SiGe gated devices. Lifetime was defined as  $\Delta V_{\text{th}} = -30 \text{ mV}$ .

### Chapter 3

Fig. 3.1 (a) Setup of NBTI stress measurement. (b) Setup of charge pumping measurement.

Fig. 3.2 Cross-sectional TEM pictures of devices (a) without and (b) with SiN capping layer. The two samples have nominally identical gate oxide thickness.

Fig. 3.3 Output Characteristics of PMOSFETs with channel length/channel width =  $0.55\ \mu\text{m}/10\ \mu\text{m}$ . The drive current clearly increases with SiN-capping.

Fig. 3.4 Saturation current increase versus channel length. The saturation current was defined at  $V_G - V_{th} = -2\ \text{V}$  and  $V_{DS} = -2\ \text{V}$ .

Fig. 3.5 Capacitance-Voltage ( $C-V$ ) characteristics of devices with and without SiN-capping.

Fig. 3.6 Transconductance gain versus channel length. The transconductance was measured at  $V_{DS} = -0.05\ \text{V}$ .

Fig. 3.7 Subthreshold characteristics and transconductance of PMOSFETs with and without SiN-capping. The subthreshold swing is nearly identical among all devices, while the transconductance is obviously larger in devices with SiN-capping.

Fig. 3.8 Threshold voltage roll-off between devices with and without SiN-capping normalized to long channel devices, as a function of channel length. Devices with PE-SiN capping depict poorer roll-off characteristics.

Fig. 3.9 (a) Output Characteristics of PMOSFETs with channel length/channel width =  $0.55\ \mu\text{m}/10\ \mu\text{m}$  at  $125^\circ\text{C}$ . (b) Subthreshold characteristics and transconductance of PMOSFETs with and without SiN-capping at  $125^\circ\text{C}$ . SiN-capping layer also increases drive current and has less effect on the subthreshold characteristics at high temperature.

Fig. 3.10 The field-effect mobility versus gate voltage at low temperature. (a) Control samples. (b) Devices with 300nm-SiN capping.

Fig. 3.11 The gain of the field-effect mobility measured at four different temperatures.

Fig. 3.12  $\Delta V_{th}$  and  $\Delta N_{it}$  versus stress time biased at three different gate voltages at  $25^\circ\text{C}$ .

(a) Control devices. (b) Devices with 100nm-PE-SiN capping. (c) Devices with 300nm-PE-SiN capping.

Fig. 3.13  $\Delta V_{th}$  and  $\Delta N_{it}$  versus stress time biased at three different gate voltages at 125°C. (a) Control devices. (b) Devices with 100nm-PE-SiN. (c) Devices with 300nm-PE-SiN capping.

Fig. 3.14 Transconductance degradation versus stress time at 125 °C. Transconductance of PMOSFET with PE-SiN layer degrades gravely under NBTI stress.

Fig. 3.15 Bonding signals of LP- and PE-SiN layers detected by Fourier transform infrared sepectrometer (FTIR). PE-SiN layer depicts the extra signal pertaining to Si-H bonds.

Fig. 3.16 Charge pumping current of fresh devices with and without PE-SiN capping. (a)  $L = 0.55 \mu\text{m}$ . (b)  $L = 10 \mu\text{m}$ .

Fig. 3.17 (a) In control devices, hydrogen species mainly locate at the interface to passivate the interface states. (b) In SiN-capping devices, a large amount of hydrogen species from the SiN layer diffuse to the gate oxide layer and the Si/SiO<sub>2</sub> interface.

## Chapter 4

Fig. 4.1 Measurement setups for (a) Dynamic NBTI stress and (b) AC NBTI stress.

Fig. 4.2 DNBTI characteristics of (a) control samples, (b) samples having 100 nm PE-SiN capping, and (c) samples having 300 nm PE-SiN capping. Stress and passivation voltage are  $V_G - V_{th} = -4 \text{ V}$  and  $V_G = 0 \text{ V}$  (or  $1 \text{ V}$ ) at 125°C, respectively.

Fig. 4.3 Normalized  $\Delta V_{th}$  and  $\Delta N_{it}$  versus stress time. (a) Recovery behavior of  $\Delta V_{th}$  in the control and SiN capping devices under  $V_p = 0$  and  $1 \text{ V}$ . (b) Recovery behavior of  $\Delta N_{it}$  in the control and SiN capping devices under  $V_p = 0$  and  $1 \text{ V}$ .

Fig. 4.4 Threshold voltage shift and interface state generation for devices measured at four different AC stress frequencies at 125 °C. (a) Control samples, (b) samples having 100 nm PE-SiN capping, and (c) samples having 300 nm PE-SiN capping.

Fig. 4.5 (a)  $\Delta V_{th}$  and (b)  $\Delta N_{it}$  versus stress frequency after 5000sec stress. In the device with SiN capping,  $\Delta V_{th}$  and  $\Delta N_{it}$  are strongly dependent on frequency. As frequency increases, both  $\Delta V_{th}$  and  $\Delta N_{it}$  decrease significantly.

Fig. 4.6 Transconductance in devices with and without SiN-capping, as-fabricated and after 5000 sec DC and AC stress (1 kHz and 1 MHz), all measured at  $V_G - V_{th} = -4$  V and 125°C.

Fig. 4.7  $\Delta V_{th}$  vs. channel length after 500 s NBTI stress. Regardless of the channel length, devices with PE-SiN capping have larger  $\Delta V_{th}$ .

Fig. 4.8 Charge pumping current of fresh devices for the control and devices with SiN capping thickness of 100 nm and 300 nm.



## Chapter 5

Fig. 5.1 Output Characteristics of different splits of NMOSFETs. Channel length/width = 0.5 $\mu$ m /10 $\mu$ m. (a) Control and different SiN-capping. (b) Control and SiN-removal devices.

Fig. 5.2 NMOSFET Subthreshold characteristics and transconductance of different splits of samples. Channel length/width = 0.5 $\mu$ m /10 $\mu$ m. (a) Control and three different SiN capping devices. (b) Control and SiN-removal devices.

Fig. 5.3 Saturation current increase versus channel length. The saturation current is measured at  $V_G - V_{th} = -2$  V and  $V_{DS} = -2$  V. (a) Control and three SiN capping devices. (b) Control and SiN-removal devices.

Fig. 5.4 Capacitance-Voltage (C-V) characteristics for different splits of samples. (a)

Control and three different SiN-capping devices. (b) Control and SiN-removal devices.

Fig. 5.5 The active dopant concentration of poly gate extracted from the C-V characteristics of different splits of samples.

Fig. 5.6 Threshold voltage roll-off as a function of channel length for different splits of samples. (a) Control and three different SiN capping devices. (b) Control and SiN-removal devices.

Fig. 5.7 Drain induced barrier lowering (DIBL) characteristics as a function of channel length. DIBL was evaluated by measuring the drain current change as  $V_{DS}$  is increased at a fixed gate voltage below threshold voltage. (a) Control and three different SiN capping devices. (b) Control and SiN-removal devices.

Fig. 5.8 J-V characteristics of NMOSFETs.

Fig. 5.9 Energy band diagram for conventional NMOS on a p-type substrate under Fowler-Nordheim tunneling.

Fig. 5.10 Gate oxide thickness extracted by Fowler-Nordheim tunneling current in a control sample.

Fig. 5.11 Typical C-V characteristics of the test samples. Thickness is theoretically extracted by taking or not taking the poly depletion (PD) and/or quantum mechanism (QM) into account.

Fig. 5.12 The relationship between bandgap narrowing and strain from Thompson's simulation.

Fig. 5.13 Gate current density versus gate voltage of all splits at channel length of  $0.5\mu\text{m}$ .

Fig. 5.14 Gate oxide thickness extracted by Fowler-Nordheim tunneling current in SiN-removal samples.

Fig. 5.15 The electron tunneling barrier height measured by the Fowler-Nordheim

tunneling plot.

- Fig. 5.16 The charge pumping current of all splits. (a) Control and SiN-removal devices.  
(b) Control and three different SiN-capping devices.

## Chapter 6

- Fig. 6.1 The measurement setup of single junction charge pumping measurement.
- Fig. 6.2 (a) Energy band diagram for conventional NMOS on a p-type substrate. (b) Illustration showing impact ionization occurring close to the drain in an n-channel MOSFET.
- Fig. 6.3 (a) Substrate current versus gate voltage with channel lengths of 0.5  $\mu\text{m}$ , 0.7  $\mu\text{m}$ , 1  $\mu\text{m}$ , and 5  $\mu\text{m}$ . (b) Substrate current versus gate voltage in devices with three different SiN capping thicknesses.
- Fig. 6.4 (a) The impact ionization rate ( $I_{\text{sub}}/I_{\text{D}}$ ) in all splits. (b) The  $I_{\text{sub}}/I_{\text{D}}$  under different gate oxide thickness. The gate oxide thickness between x and y is about 0.4 nm.
- Fig. 6.5 Subthreshold characteristics and transconductance of devices before and after 5000 sec hot-electron stressing. Channel length/width = 0.5 $\mu\text{m}$ /10 $\mu\text{m}$ . (a) Control sample. (b) SiN-capped sample. (c) SiN-removal sample.
- Fig. 6.6 Results of hot-electron stressing at  $V_{\text{DS}} = 4.5 \text{ V}$  and maximum substrate current performed on all three splits of devices with channel length/width = 0.5 $\mu\text{m}$ /10 $\mu\text{m}$ . (a) Threshold voltage shift; (b) interface state generation; (c) transconductance degradation.
- Fig. 6.7 Charge pumping current for the three splits of fresh devices with channel length/width = 0.5 $\mu\text{m}$ /10 $\mu\text{m}$ . The measurement was performed under fixed amplitude of 1.5 V and frequency of 1 MHz.
- Fig. 6.8 The increase in charge pumping current after hot carrier stress ( $V_{\text{G}}@I_{\text{sub,max}}$



and  $V_{DS} = 4.5$  V) for the three splits of devices with channel length/width =  $0.5\mu\text{m}/10\mu\text{m}$ .

Fig. 6.9 10-year lifetime projection for the control, SiN-removal, and SiN capping samples.

Fig. 6.10 Results of hot-electron stressing at  $V_{DS} = 4.5$  V and maximum substrate current performed on all three splits of devices with channel length/width =  $0.5\mu\text{m}/10\mu\text{m}$  among SiN capping thickness of 100 nm, 200 nm, and 300 nm. (a) Threshold voltage shift; (b) interface state generation.

Fig. 6.11 (a) The normalized single-junction charge pumping current of the three splits of test samples. The lateral dopant profile of all splits is nearly the same. (b) illustration of nonuniform distribution of local threshold voltage and flat-band voltage across the device caused by variation of lateral doping concentration.

Fig. 6.12 Deriving the relationship between local threshold voltage and lateral distance  $x$  from the single junction charge pumping data of the control device.

Fig. 6.13 The derived lateral profile of local threshold voltage near the graded drain junction.

Fig. 6.14 Lateral profile of interface state generation under three different SiN capping thickness. (a) 300 nm. (b) 200 nm. (c) 100 nm.

## Chapter 7

Fig. 7.1 (a) The key process flow of the new SB MOSFET. (b) The cross-sectional view of the new SB SOI PMOSFET with PtSi source/drain. Dopants are segregated at the PtSi/Si interface.

Fig. 7.2 Key process flow for the new process of fabricating ultra-thin-body SOI device with raised source/drain.

Fig. 7.3 The subthreshold characteristics of schottky barrier (SB) FinFET at a fixed fin

width.

Fig. 7.4 Subthreshold characteristics of SB device with FID and the new SB device with impurity segregation. SB device with impurity segregation is superior to SB device with FID.

Fig. 7.5 Output characteristics of SB device with FID and the new SB device with impurity segregation. SB device with impurity segregation is superior to SB device with FID.

Fig. 7.6 Subthreshold swing of the new SB MOSFET with different fin widths. The subthreshold swing decreases with the smaller fin-width. This confirms that FinFET structure is indeed effective in suppressing short channel effects when fin width is smaller or equal to 0.7 times channel length.

Fig. 7.7 The transconductance curves of the conventional SB PMOSFET and SB with impurity segregation.

Fig. 7.8 (a) SEM picture of a TEOS/SiN/poly-Si/SiN stacked dummy gate. (b) SEM picture of a dummy gate after poly-Si sidewall oxidation. The sidewall becomes expanded due to the formation of thermal oxide.

Fig. 7.9 (a) SEM picture after removing dummy gate. The bottom of the dummy gate is very flat and suitable for device fabrication. (b) TEM picture of selective SiGe-epi grown on source/drain region.

Fig. 7.10 The threshold voltage roll-off of the UTB SOI PMOSFETs.

Fig. 7.11 (a) Subthreshold characteristics and (b) output characteristics of an UTB SOI PMOSFET.