

國立交通大學

電子工程學系 電子研究所碩士班

碩士論文

應用於 WiMAX 之雙增益模式
互補金氧半低雜訊放大器設計



Design of Dual Gain Mode CMOS LNA for
WiMAX Applications

研究生：梁書旗

Shu-Chi Liang

指導教授：溫瓊岸 博士

Dr. Kuei-Ann Wen

共同指導：溫文燦 博士

Dr. Wen-Shen Wuen

中華民國九十六年六月

應用於 WiMAX 之雙增益模式
互補金氧半低雜訊放大器設計

Design of Dual Gain Mode CMOS LNA for WiMAX Applications

研究生：梁書旗

Student : Shu-Chi Liang

指導教授：溫瓊岸 博士

Advisor : Dr. Kuei-Ann Wen

共同指導：溫文燦 博士

Co-Advisor : Dr. Wen-Shen Wuen

國立交通大學

電子工程學系 電子研究所碩士班



A Thesis

Submitted to Department of Electronics Engineering & Institute of Electronics

College of Electrical & Computer Engineering

National Chiao Tung University

in Partial Fulfillment of the Requirements

for the Degree of Master

in

Electronic Engineering

June 2007

中華民國九十六年六月

應用於 WiMAX 之雙增益模式 互補金氧半低雜訊放大器設計

學生：梁書旗

指導教授：溫瓌岸 博士

共同指導教授：溫文燊 博士

國立交通大學

電子工程學系 電子研究所碩士班



摘要

本論文主要討論設計一應用於 WiMAX 之雙增益模式射頻低雜訊放大器。雙增益模式之設計可提高電路的動態操作範圍。兩模式只需用同一套輸入端匹配電路。多閘極電晶體技術加入此電路中以提高線性度。本電路以 0.13 微米 CMOS 製程製作，操作頻率範圍為 2.3 至 2.7GHz。此電路建立了行為模型，並藉此行為模型來幫助縮短電路設計週期。

Design of Dual Gain Mode CMOS LNA for WiMAX

Applications

Student : Shu-chi Liang

Advisor : Dr. Kuei-Ann Wen

Co-advisor : Dr. Wen-Shen Wuen

Department of Electronics Engineering

Institute of Electronics

National Chiao-Tung University



In this thesis, a dual-gain mode design of a direct-conversion CMOS RF LNA for IEEE 802.16e (WiMAX) applications is presented. Two gain modes with one switch stage are designed in the purposed LNA to enlarge the dynamic range. It needs only one common input matching network for different gain modes. Multiple Gated Transistors topology is integrated for linearity enhancement. The circuit is fabricated in 0.13 μm CMOS process, and it is designed for operation frequency of 2.3 to 2.7 GHz. A behavior model of the circuit is constructed to facilitate the design cycle.

誌謝

這本論文得以完成，首先非常感謝溫瓊岸教授讓我有機會進入 TWT 實驗室，並給予我們豐富的資源、良好的學習環境，以及論文寫作的大方向。感謝溫文榮教授給予細心與耐心的指導，讓我在研究的路上走得平順。並感謝各位口試委員們—詹益仁教授與陳巍仁教授提供的寶貴建議與指教。

感謝實驗室的學長姐們的指導與照顧：美芬學姐、嘉笙學長、哲生學長、文安學長、皓名學長、立協學長、俊閔學長、志德學長、振威學長、俊憲學長、懷仁學長及彥宏學長等。學長姐們的幫助與指導讓我獲益良多。

感謝實驗室的同學們—家岱、閔仁、建龍、漢健、昱瑞、建毓、世基，以及曾經一起奮鬥過的義凱、翔琮、凱信、函霖，兩年來在課業和日常生活上總是相互的扶持，一起高興、一起嬉笑、一起度過難關。還有給予我信心與勇氣的學弟們—佳欣、磊中、國爵、柏麟、俊彥、士賢、謙若，同時也要感謝實驗室的助理們—苑佳、淑怡、慶宏、恩齊、怡倩、智伶、宛君、嘉誠，幫忙實驗室裡大大小小的事，讓我們能更專心於研究工作。

最後，我要感謝家人無怨無悔的付出與支持，感謝好友們給我的鼓勵，最後感謝關心我與幫助我的人，僅以此論文與我的家人及好友分享我的收穫與喜悅。

梁書旗

2007 年 6 月

Contents

摘要.....	i
Abstract.....	ii
誌謝.....	iii
Contents	iv
List of Figures.....	vi
List of Tables.....	viii
Chapter 1 Introduction	1
1.1 Motivation.....	1
1.2 Receiver Specifications.....	2
1.2.1 Frequency Band Selection	2
1.2.2 Receiver Specifications.....	4
A. Sensitivity and maximum input	4
B. Adjacent and non-adjacent channel rejection.....	6
1.2.3 Receiver Architecture.....	7
1.2.4 LNA Specifications Calculation	8
1.3 Previous Techniques of Multi Gain Mode LNA.....	10
1.3.1 Load Switching Type	10
1.3.2 Current Splitting Type.....	12
1.3.3 Bias Control Type	13
1.3.4 Core Switching Type.....	14
1.3.5 Summary	16
1.4 Organization.....	16
Chapter 2 Dual-gain Mode LNA Design.....	18
2.1 Design Concepts	18
2.1.1 Gain Issue.....	19
2.1.2 Linearity Issue.....	20
2.1.3 Noise Issue	22

2.2	Dual-gain Mode Topology	23
2.2.1	Design Footprints	23
2.2.2	The Proposed Dual-gain Mode LNA Topology	26
	A. Circuit structure and operation.....	26
	B. Circuit analysis in input matching issue.....	27
	C. Linearity issue	28
	D. Noise issue	29
2.3	Circuit Design	29
2.3.1	Input Matching Stage	30
2.3.2	g_m (MGTR) Stage	30
2.3.3	Switching and Output Matching Stage	31
2.4	Simulation Results	31
Chapter 3 Implementation and Experimental Results		35
3.1	Layout Consideration.....	35
3.2	Measurement and Analysis	36
3.2.1	Measurement Setup.....	36
3.2.2	Measurement Results.....	37
3.2.3	Analysis.....	41
3.2.4	New considerations	41
Chapter 4 Behavior Model of Proposed LNA		44
4.1	Issues of Behavior Model Construction	44
4.2	Simulation Results	47
Chapter 5 Conclusions		51
5.1	Summary	51
5.2	Future Works	51
Bibliography		52
Vita.....		54

List of Figures

Figure 1.1: Bands for WiMAX Applications in 2-6GHz range.....	3
Figure 1.2: System architecture of WiMAX receiver.....	7
Figure 1.3: Basic LNA stages.....	10
Figure 1.4: Schematic of load switching LNA [7]	11
Figure 1.5: Load switching concept in [7].....	12
Figure 1.6: Schematic of current splitting LNA [8]	13
Figure 1.7: Schematic of bias controlled LNA [10]	14
Figure 1.8: Schematic of core switching LNA [11].....	15
Figure 2.1: A basic cascode CMOS LNA circuit	19
Figure 2.2: Schematic and g_m ” curve of multiple gated transistors technique.....	21
Figure 2.3: Schematic of modified derivative superposition LNA	22
Figure 2.4: The source degeneration technique.....	23
Figure 2.5: First designed LNA.....	24
Figure 2.6: The LNA circuit with core switching technique	25
Figure 2.7: The proposed Dual-gain mode LNA circuit schematic.....	26
Figure 2.8: Smith charts of S11 and S22	33
Figure 2.9: S11 and S22 curves in dB	33
Figure 2.10: S21, S12, NF, P1dB simulation results	34
Figure 2.11: HB IIP3 simulation results.....	34
Figure 3.1: Layout of DUT 1	36
Figure 3.2: Measurement setup	37
Figure 3.3: S-parameter measurement and post-simulation results.....	39
Figure 3.4: NF measurement and post-simulation results	40
Figure 3.5: Harmonic balance measurement results.....	40
Figure 3.6: Layout of DUT 2.....	42
Figure 3.7: Gain and Noise comparisons between DUT1 and DUT2.....	43

Figure 4.1: Simple model of passive components.....	45
Figure 4.2: Input stage of LNA behavior model.....	45
Figure 4.3: Output stage of behavior model.....	46
Figure 4.4: S11 and S22 Comparisons	47
Figure 4.5: S21, NF and P1dB Comparisons	48
Figure 4.6: WiMAX LNA co-simulation platform.....	49
Figure 4.7: System co-simulation results	50



List of Tables

Table 1.1:	WiMAX reference bands in 2-6GHz range	3
Table 1.2:	Receiver SNR assumptions of WirelessMAN-OFDM and WirelessMAN-OFDMA Interfaces	5
Table 1.3:	Adjacent and non-adjacent channel rejection	6
Table 1.4:	The receiver block specifications.....	9
Table 1.5:	The advantages / disadvantages of multi gain mode techniques	17
Table 1.6:	Gain, P1dB, current and NF comparison of multi gain mode techniques	17
Table 2.1:	The component size list of proposed LNA	32
Table 2.2:	DC simulation results.....	32
Table 2.3:	S-parameter simulation results.....	32
Table 2.4:	Harmonic Balance simulation results	33
Table 3.1:	DC measurement results	38
Table 3.2:	S-parameter measurement results	38
Table 3.3:	Harmonic balance measurement results.....	38
Table 3.4:	Component size comparisons of DUT1 and DUT2.....	42
Table 4.1:	The RMSE values in the passband.....	49

Chapter 1

Introduction

WiMAX (Worldwide interoperability for Microwave Access) is a standards-based technology defined in IEEE 802.16-2004 and IEEE 802.16e-2005. It offers the delivery of last mile wireless broadband access as an alternative to wired broadband like cable and DSL[1]. Large cover range, high transmission rate and wide variety of applications are the most obvious characteristics of this new technology, and these characteristics will cause a revolution in internet accessing of “moving” mobile device, “last mile” network constructing and even the communication network recovering after disaster. The convenience of WiMAX system not only pushes consumers to buy equipments which support the service, but saves huge money by not constructing and maintaining wires of last mile network. Therefore an enormous market can be expected, and it excites tremendous academic and industrial researches interest.

1.1 Motivation

The mobile equipments in WiMAX system is designed to keep high quality of data transferring in the system coverage area. Most users use the wireless system in

the urban area, and the toughest situation for data transferring usually occurs in here, due to buildings shielding and interferences from many other users. The signal is usually very small when it has been receiving, thus the sensitivity requirements of receiver is important. On the other hand, because many users use WiMAX system at the same time and place in urban area, it is a serious problem in signal interference. Thus the linearity of receiver is also an important issue. Combine these two conditions, wide dynamic range is needed for receiver, and this is a great challenge for receiver circuit design. The research goal in this thesis is to implement a low-noise amplifier (LNA) for wide dynamic range WiMAX receiver. To enlarge dynamic range of receiver, LNA circuit design with dual-gain mode topology can help to reduce requirements of following stages. The dual-gain mode topology is the key design feature for circuit design.



1.2 Receiver Specifications

From the naming of WiMAX system, the major characteristics of this system are “worldwide” and “interoperability”. With these two characteristics, WiMAX open the technology to a wide variety of applications. In this section, we first decide the frequency band. The receiver specification and architecture are introduced in following two subsections. The specification of LNA is calculated from requirements of receiver, and it is presented on the last of this section.

1.2.1 Frequency Band Selection

There are two interested frequency bands of WiMAX application, one is 10-66GHz for the line-of-sight (LOS) environment and the other is 2-11GHz for

non-LOS environment. In the 2-11GHz operation band, IEEE 802.16e adds mobility and enables applications on notebooks and PDAs in the frequency range of 2-6GHz [2]. The band range does not unified from country to country, but there are some usually referenced bands from USA as Table 1.1:

Table 1.1: WiMAX reference bands in 2-6GHz range

	Bands	Frequencies
Licensed Band	Wireless Communication Services (WCS)	2.305-2.320GHz 2.345-2.360GHz
	Multichannel Multipoint Distribution Service (MMDS)	2.5-2.69GHz
	Fixed Wireless Access (FWA)	3.4-3.7GHz
License-exempt	Industrial Scientific Medical (ISM)	2.4-2.4835GHz
	Unlicensed National Information Infrastructure (U-NII)	5.25-5.35GHz 5.725-5.825GHz




Figure 1.1: Bands for WiMAX Applications in 2-6GHz range

In this thesis, we focus on the first band of the WiMAX 2.3-2.7GHz. In this band, the WCS, ISM and higher part of MMDS applications are covered.

1.2.2 Receiver Specifications

In the IEEE 802.16-2004 standard [3], there are four air interfaces which operates in frequency band below 11GHz: WirelessMAN-SCa, WirelessMAN-OFDM, WirelessMAN-OFDMA and WirelessHUMAN. In this thesis, WirelessMAN-OFDM and WirelessMAN-OFDMA interfaces are focused.

A. Sensitivity and maximum input

From the IEEE 802.16-2004 document, the required BER (bit error ratio) shell be less than 10^{-6} in both WirelessMAN-OFDM and WirelessMAN-OFDMA interfaces. The receiver maximum input signal is -30dBm in both two interfaces, too. But other receiver requirements, such like sensitivity and adjacent channel rejections, are different between interfaces.

Following the IEEE 802.16e-2005 document [4], assuming 5dB implement margin and 8dB NF for receiver chain, the input sensitivity specifications in OFDM interface shell be:

$$R_{SS} = -101 + SNR_{Rx} + 10 \cdot \log\left(F_s \cdot \frac{N_{used}}{N_{FFT}} \cdot \frac{N_{subchannels}}{16}\right) \quad (1)$$

Where

SNR_{Rx} : the receiver SNR in dB, depends on modulation scheme and coding rate.

F_s : sampling frequency in MHz, $F_s = \text{floor}(n \cdot BW/8000) \times 8000$.

N_{used} : Number of used subcarriers, default is 200.

N_{FFT} : Smallest power of two greater than N_{used} .

$N_{subchannel}$: the number of allocated subchannels (default 16 if no subchannelization used)

From Table 1.2, when the BPSK modulation and 1/2 coding rate are used, the SNR reaches a minimum number as 3dB. The minimum channel bandwidth is 1.5MHz, $n=86/75$ for 1.5MHz BW. Combine these conditions into (1), we can derive the minimum input signal shall be -96.7dBm.

Table 1.2: Receiver SNR assumptions of WirelessMAN-OFDM and WirelessMAN-OFDMA Interfaces

Modulation	Coding Rate	Receiver SNR of OFDM (dB)	Receiver SNR of OFDMA (dB)
BPSK	1/2	3.0	N/A
QPSK	1/2	6.0	5
	3/4	8.5	8
16-QAM	1/2	11.5	10.5
	3/4	15.0	14
64-QAM	1/2	N/A	16
	2/3	19.0	18
	3/4	21.0	20

On the other hand, use the same conditions of implement loss and NF above, the input sensitivity specification of OFDMA shall be:

$$R_{SS} = -114 + SNR_{Rx} - 10 \times \log_{10}(R) + 10 \cdot \log_{10}\left(\frac{F_s \cdot N_{used}}{N_{FFT}}\right) + impLoss + NF \quad (2)$$

Where

R : The repetition factor (1, 2, 4 or 6).

$imploss$: implement loss, default is 5dB.

NF : noise figure, default is 8dB.

Table 1.2 also describes the receiver SNR assumptions in OFDMA interface. When QPSK modulation and 1/2 coding rate is used, SNR has a minimum number as

5dB. The minimum channel bandwidth is 1.5MHz, $n=86/75$ for 1.5MHz BW, $N_{\text{used}}=420$, and the largest R is 6. Combine these worst conditions into (2), we can derive the minimum input signal shall be -102dBm. It is lower than the sensitivity of OFDM interface. Thus, the specifications shall meet this -102dBm receiver sensitivity requirement in our LNA design.

B. Adjacent and non-adjacent channel rejection

The adjacent and non-adjacent channel rejection requirement of both interfaces is listed in Table 1.3. The requirement is identical in both interfaces.

Table 1.3: Adjacent and non-adjacent channel rejection

Modulation	Adjacent Channel Rejection (dB)	Nonadjacent Channel Rejection (dB)
16-QAM 3/4	11	30
64-QAM 2/3	4	23

The input third order intercept point (IIP3) is a linearity factor of receiver, and it can be derived from:

$$IIP3 = \frac{3 \cdot P_{\text{blocker}} - P_{\text{desired}} + SNR_{\text{required}}}{2} \quad (3)$$

Where

P_{blocker} : the adjacent or non-adjacent channel blocker level in dB.

P_{desired} : the desired signal, which is 3dB above the sensitivity.

From (3), the maximum IIP3 of receiver in OFDM 16QAM 3/4 modulation is -18dBm. The P1dB specification can be obtained by subtracting 9.6dB from the IIP3 requirement. [5]

1.2.3 Receiver Architecture

Figure 1.2 illustrates the system architecture of WiMAX receiver. Recently the direct conversion structure for receiver is very popular and has presented in many literatures. This structure is also adopted in this research. There are many advantages of direct conversion structure, such as reducing image rejection devices and simplifying integration of blocks, which can help to save power consumptions and to realize the system-on-chip integration. On the other hand, the drawbacks of direct conversion structure are problems of DC-offset, I/Q mismatch, even-order distortion and flicker noise.




Figure 1.2: System architecture of WiMAX receiver

In the receiver architecture, a band pass filter and a Tx/Rx switch are the first two blocks. The proposed LNA is the next block, with mixer blocks in separated I/Q paths following. After the mixer blocks, several variable gain amplifiers and a low pass filter stage are combined as an analog baseband block. Analog-digital converter block is at the last and connects to baseband. Synthesizer offers the local oscillate frequency

signals to mixers.

1.2.4 LNA Specifications Calculation

From previous section, we know the receiver sensitivity is -102dBm, and the maximum input signal is -30dBm. Therefore the receiver dynamic range can be derived as $-102 - (-30) = 72\text{dB}$. This range is derived on the condition of $\text{NF} < 8\text{dB}$. IIP3 of receiver is also derived as -18dBm. To design the proposed LNA, the specifications of LNA (and other blocks) shall be calculated from these receiver requirements. The distributions of dynamic range (gain) and NF can be derived by the Friis' equation [6]:

$$NF_{tot} = 1 + (NF_1 - 1) + \frac{NF_2 - 1}{A_1} + \dots + \frac{NF_m - 1}{A_1 \dots A_{(m-1)}} \quad (4)$$

Where

NF_{tot} : receiver overall noise figure.

NF_n : noise figure of nth block.

A_n : power gain of nth block.

And the distribution of dynamic range and IIP3 can be derived by following equation [5]:

$$\frac{1}{A_{IP3}^2} \approx \frac{1}{A_{IP3,1}^2} + \frac{\alpha_1^2}{A_{IP3,2}^2} + \frac{\alpha_1^2 \beta_1^2}{A_{IP3,3}^2} + \dots \quad (5)$$

Where

A_{IP3} : total input IP3.

$A_{IP3,n}$: input IP3 of nth block.

α_1, β_1, \dots : gain of 1st, 2nd...blocks.

The 72dB dynamic range and the -18dBm IIP3 give a tough standard for circuit implementation. In the receiver architecture, most contribution of dynamic range is given by the analog-baseband circuit, especially variable gain amplifier (VGA). But it is a great challenge for overall 80dB range which offers only by VGA within reasonable power consumption. By introducing dual gain mode method to receiver front-end, the dynamic range will split into two modes: high gain mode for small input power signal, and low gain mode for large input power one. It can relax not only the gain range, but the linearity requirements (especially 1dB) of analog-baseband circuit. If input signal power is small, high gain mode will turn on for low noise and good signal quality. If input signal power is large, low gain mode will operate for preventing signal blocking. The specifications of blocks list on table 1.4. The overall NF setting to 7dB, 1dB lower than [4], is for more easily passing the system verification.



Table 1.4: The receiver block specifications

	BFP	Switch	LNA	Mixer	HPF	LPF	VGA	Unit
Gain(H)	-1	-1	17	8	10	-3	70	dB
Gain(L)	-1	-1	8	8	0	-3	25	dB
NF	1	1	2.5	10	15.1	21	21	dB
IP1dB(H)			-15	0.25V	0.31V	0.5V	0.35V	dBm/V
IP1dB(L)			-5	0.25V	0.31V	0.5V	0.35V	dBm/V
IIP3(H)			-4.5	0.84V	1.02V	1.68V	1.17V	dBm/V
IIP3(L)			5.5	0.84V	1.02V	1.68V	1.17V	dBm/V
NF, cas	6.86	5.86	4.86					dB
IIP3(H), cas			-24.54					dBm
IIP3(L), cas			-8.89					dBm

1.3 Previous Techniques of Multi Gain Mode LNA

The dual or multi gain mode method is very popular for dynamic range extension. This method can be implemented to circuit by several techniques which have been presented in many literatures [7-11]. These techniques can be distributed in four types: load switching, current splitting, bias control and core switching, and they will be introduced in following sections.

1.3.1 Load Switching Type

The basic LNA can be split to three stages: input stage, g_m stage and output stage, as illustrated in Figure 1.3. The first stage is input stage, with a matching network in it. The G_m stage is constructed by transistors in most of LNA circuit. Load and outmatching network are in the output stage. Since the gain is equal to g_m multiplies load, if the load can be changed by switch, the gain of LNA will be changed, too.




Figure 1.3: Basic LNA stages

Figure 1.4 shows an example LNA circuit which is using the load switching technique [7]. The circuit is designed for dual-band operation. Two input matching network and input transistor sets are for different bands. Two inductors L_2 , L_3 and one transistor M_4 forms a switchable resonator, which is as a load in output stage. The

LNA has no output matching network because the LNA output directly links to mixer in original circuit. When V_{ctrl} is low, M_4 is off and the resonator (forms by L_2 , L_3 and parasitic capacitors from M_4) resonates at 2.4GHz. On the other hand, when V_{ctrl} is high, M_4 is on and the resonator (L_3 is bypassed) resonates at 5.15GHz. Thus the high gain mode can be obtained by setting resonate frequency of resonator to operation frequency, and low gain mode can be obtained by setting different resonate frequency. This concept is illustrated in Figure 1.5.




Figure 1.4: Schematic of load switching LNA [7]

There are several advantages in this technique. First, the load switch controls both band and gain mode. Second, because the switch is just change the load in output stage, the operation points of transistors in the core circuit is almost unchanged. The cascode structure in core circuit also helps the reverse isolation. Thus the impacts on




Figure 1.5: Load switching concept in [7]

power consumption, NF and input matching are negligible. On the other hand, two major drawbacks are in this circuit. First, voltage room of loads is very small due to low V_{DD} and cascode structure. In this situation, M_4 shall work in triode region to save the voltage room. But unless V_{ctrl} is higher than $V_{DD}+V_{th}$, M_4 is impossible to operate in triode region. In [7], V_{ctrl} is switched between V_{DD} and $2V_{DD}$. It gives complexity of designing DC power supply circuit, which has to supply $2V_{DD}$. The other one is that the gain variation is sensitive due to parasitic effects.

1.3.2 Current Splitting Type

Figure 1.6 shows an example variable gain LNA using current splitting technique [8]. Bias circuit is not shown. When the LNA is set in high gain mode, transistor Q_4 is off, and all current of Q_2 flows to Q_5 . If Q_4 is on, the current of Q_2 will be split to Q_4 , and there is only a small fraction of current (via Q_3 and Q_6 in this circuit) passes to output, so gain can be reduced.

The advantage of the circuit [8] is that the gain step can be accurately created by setting the ratio of Q_2 and Q_3 sizes. In the later applications of this technique, Q_3 , Q_6 path is deleted and Q_4 route becomes multiple for more gain steps [9]. But the major

frequency are almost at the same frequency. There are some drawbacks in this technique, too. The control range is smaller than other techniques due to the active range of M_2 is limited. Analogical controlled bias circuit also gives complexity to circuit design.




Figure 1.7: Schematic of bias controlled LNA [10]

1.3.4 Core Switching Type

The core switching technique is realized by switching signal paths in the g_m stage. The signal paths can through different transistors, or through parallel transistors which are just for changing total width of them. But the signal paths are limited between input and output, no branch (like current splitting) links to any other point. Figure 1.8 shows an example circuit using parallel transistors switch [11]. The parallel transistors M_2 to M_5 are replaced common-gate transistor of cascade structure. There are four modes, depending on number of switching-on transistors.




Figure 1.8: Schematic of core switching LNA [11]

In the load switching technique, it is hard to implement a CMOS switch, due to limited voltage room and additional parasitic effects. Core switching technique combines the switch and original devices, and it doesn't consume more voltage room or waste more current. The control signals come from baseband, so they are programmable, and complex bias circuit is not needed. Input matching may have a little variation between different modes, due to DC current and g_m changing, but it is not severe. The major problems of this technique are P1dB improvement in low gain mode, and NF variation between different gain modes. Although it already has P1dB improvement in low gain mode, it is still not enough, because cascode structure is not changed. The current variation between different gain modes makes different NF performances, and it is not fit to the NF requirement of proposed circuit.

1.3.5 Summary

The advantages and drawbacks of techniques mentioned before are listed in Table 1.5. This table can help to develop a new multi-gain mode topology for WiMAX system. The comparisons of gain, P1dB, current and NF variations between high gain mode and low gain mode (loss mode is not included) are listed in Table 1.6. In this table, it can be found that the P1dB range is larger in core switching technique, and the NF variation is smaller in modified current splitting technique (this modified technique includes concept of load switching one). These two features are important references in designing the proposed circuit.

1.4 Organization

The organization of this thesis is overviewed as following: Chapter 2 presents the design methodology of Dual-mode LNA. In this chapter, a new topology for wider dynamic range is proposed. Chapter 3 presents the implemented circuit with UMC 0.13 μ m CMOS technology and measurement results. For shortening the system verification time, a behavior model of dual-gain mode LNA is constructed and demonstrated in Chapter 4. Chapter 5 concludes with a summary of contributions and the future works.

Table 1.5: Advantages / disadvantages of multi gain mode techniques

Type of techniques	Example Circuit	Advantages	Disadvantages
Load switching	[7]	(1) Can control both band and gain modes (2) Impacts on power consumption, NF and input matching are negligible	(1) Switch control voltage may higher than VDD (2) Gain variation is sensitive due to parasitic effects
Current splitting	[8-9]	Gain step can be accurately created by setting the ratio of transistor sizes	(1) Power wasting problem (2) High NF in low gain mode
Bias control	[10]	(1) S11 and S22 do not degrade during gain changes (2) Peak curves of gain versus frequency are almost at the same frequency	(1) Control range is smaller (2) Complex analogic control circuit
Core switching	[11]	(1) No extra voltage room or current needed (2) Control signals are programmable	(1) P1dB improvement is not enough in low gain mode (2) NF variation between different modes


Table 1.6: Gain, P1dB, current and NF comparison of multi gain mode techniques

Technique	Ref	Gain vari. (dB)	P1dB vari. (dB)	Current vari. (mA)	NF vari. (dB)	Freq (GHz)	Process
Load Switching	[7]	17	4	0	w/o	2.4	0.18 μ m
		7	2.5	0	w/o	5.15	CMOS
Current Splitting	[9]	14.4	0	0.02	2	0.9	0.5 μ m
		11.7	0	0.01	1.2	2	BiCMOS
Bias Control	[10]	8	w/o	w/o	2.2	5.7	0.18 μ m CMOS
Core Switching	[11]	11	5.4	0.86	2.95	2.4	0.18 μ m CMOS

Chapter 2

Dual-gain Mode LNA Design

In this chapter, a CMOS LNA with dual-gain mode for WiMAX application is presented. Section 2.1 describes design concepts for high dynamic range of LNA for WiMAX applications. Section 2.2 introduces the dual-gain mode LNA topology. Based on this topology, a circuit design by 0.13 μm process is shown in section 2.3. Section 2.4 provides simulation results of this circuit.



2.1 Design Concepts

From previous chapter, the specifications of dual-gain LNA are defined. The goal of this work is to design an LNA which can satisfy defined specifications. The LNA circuit has to be low noise figure, high gain and high linearity performance for wide dynamic range demand. Well matching networks can help to keep high power transfer efficiency between blocks. Moreover, for trend of minimizing size and power consumption in designing consumer electronic products nowadays, IC layout area and power consumption are more important issues than before.

It is a great challenge to balance effects of these issues, due to tradeoffs or conflicts between some of them. If LNA circuit has to be with high gain to reduce

noise, raise g_m is an effective way, but power consumption is raised, too. On the other hand, high gain LNA is suitable for small input signal, but when input signal is large, blocking problem will become seriously. The specifications in previous chapter declare that the requirement of gain and linearity is very severe. Even the dual-gain mode method will be used to release trade-off between gain and linearity specifications, design of proposed LNA is still not easy. There are some popular techniques which can solve gain, linearity and noise problems respectively, and they will be discussed below.

2.1.1 Gain Issue




Figure 2.1: A basic cascode CMOS LNA circuit

In the specification, the LNA power gain shall be more than 17dB in high gain mode. The common-source configuration is suitable for high gain, due to large effective load resistance as r_o of transistor [12]. The cascode configuration, with much larger load than common-source one, can enlarge gain more efficiently and easily. Figure 2.1 depicts a basic cascode CMOS LNA circuit. The capacitor C_{out} is usually

very large as a DC block, and it can be ignored for load calculation. The effective load equals to parallel impedances Z_2 and Z_L . Z_L is impedance of resonator which is formed by load inductor L_D and parasitic capacitance C_p . Z_2 is impedance seen from the drain of M_2 , and it can be derived by following formula:

$$Z_2 = r_{o2} + (1 + g_{m2} \cdot r_{o2}) \cdot r_{o1} \quad (6)$$

As mentioned before, the load is much larger than that of common-source only. But recently, for low power requirement in mobile devices, V_{DD} is getting smaller, and it gives restrict of using cascode structure. Folded structure or multiple stages can avoid the voltage room restrict, but they have to consume more power.

2.1.2 Linearity Issue

The LNA input IP3 specification in low gain mode is 5.5dBm. Such high linearity requirement is not easy to conquer, and so linearity enhancement technique shall be introduced to proposed LNA. The multiple gated transistor technique [13] is simple to use. The technique comes from the drain current i_{DS} versus v_{gs} equation of a common-source amplifier:

$$i_{DS} = I_{DC} + g_m v_{gs} + \frac{g_m'}{2!} v_{gs}^2 + \frac{g_m''}{3!} v_{gs}^3 + \dots \quad (7)$$

The v_{gs}^3 term in (7) plays an important role in the third order intermodulation distortion [13][14]. Thus we can use two or more paralleled transistors with different bias voltage (as multiple gated transistors) to cancel g_m'' term, and so the linearity of LNA can be enhanced. The concept of this technique is illustrated in Figure 2.2.

In this technique, V_{bias2} is lower than V_{bias1} with a constant offset. M_2 works in the sub-threshold region for positive g_m'' value by V_{bias2} , and so as to cancel g_m'' of M_1 .




Figure 2.2: Schematic and g_m'' curve of multiple gated transistors technique

Because M_2 works in sub-threshold region, the current of M_2 is very small, and it gives no impact of power consumption. The gain will degrade in this technique, but it is not serious.

The linearity improvement is not quite obvious in the first paper of this technique (3dB OIP3 improvement in [13]). A formula of small signal circuit derived in [15] gives a reason about the limit of original multiple gated transistors technique, where L is an inductor of source degeneration, and Z_1 is input impedance:

$$IIP_3 = \frac{4g_m^2\omega^2LC_{gs}}{3|\varepsilon|} \quad (8)$$

$$\varepsilon = g_m'' - \frac{2(g_m')^2/3}{g_m + \frac{1}{j2\omega L} + j2\omega C_{gs} + Z_1(2\omega)\frac{C_{gs}}{L}} \quad (9)$$

In the last term of (9), the contribution of nonlinearity is not only comes from g_m'' . The original technique works only in low frequency operation, due to the last term is near to zero in low frequency. A modified technique which improves IIP3 near 20dB is presented in [16]. It uses a single tapped inductor for different source degeneration inductor values of two transistors. The circuit is depicted in Fig. 2.3.

Because the inductor value seen from the source of M_1 and M_3 are different, they can be adjusted to cancel the last term of (9) (as g_m second-order distortion). M_1




Figure 2.3: Schematic of modified derivative superposition LNA
(Bias circuit and input matching network are not shown)

works in active region, and M_3 works in sub-threshold region. M_2 forms the circuit as a cascode structure. The gain performance is good in this LNA, and gain degradation of using this technique is smaller than 1dB. This technique is very useful for conquering requirements of proposed LNA.

2.1.3 Noise Issue

To be the first stage of receiver circuit, the noise problem is the most important issue in designing LNA circuit. Full integrated IC is popular for the system-on-chip design, but the low Q factor of on-chip inductor gives a challenge to it. The source degeneration technique is widely used for input matching (Figure 2.4). In this technique, the input signal is directly through the inductor L_{in} . If the Q factor of L_{in} is small, there will be a parasitic resistance on it, and it generates noise. Because the

inductor is just after the input port, it gives serious impact to LNA noise performance. Thus the input inductor shall be carefully designed.




Figure 2.4: The source degeneration technique

The size selection of common-gate transistor is also an issue of noise performance. The cascode stage has a smaller impact on the overall NF than input stage [17], but it plays an important role when the input stage is optimized. The [17] paper gives an reference of selecting the size of common-gate transistor.

The specification decided the same NF requirement for dual gain modes. Thus the degradation of NF performance in low gain mode has to be avoided. In the [9] circuit which is introduced in previous chapter, the noise variation between different gain modes is smaller. This technique can be an important design reference for the noise issue.

2.2 Dual-gain Mode Topology

2.2.1 Design Footprints

From the specifications in previous chapter, the LNA has to be designed with dual-gain mode. Two modes shall be integrated in one circuit to save chip area. To

realize this requirement, two circuits for different modes are designed first to see the common points. If the LNA can split into two circuits, one is designed for high gain mode and the other is for low gain mode, the design will be quite simple and no new techniques needed. Cascode configuration can be used for high gain requirement in high gain mode circuit. Low gain mode does not use cascode configuration for larger voltage room of common-source stage. Multiple gated transistor technique can be used for high linearity requirement in both gain mode circuits. The first designed structures of two mode circuits are illustrated in Figure 2.5. The high gain mode circuit structure is just the same as the circuit in [18].




Figure 2.5: First designed LNA (a) for high gain mode; (b) for low gain mode.

Although the optimizations of these two circuits may lead to different sizes of components, the major difference between them is the existence of M_2 transistor. If M_2 transistor can be “short” by giving different bias in high gain mode circuit, these two circuits can be merged into one.

The bias control and core switching techniques in [10][11] offered good references here. Adjusting V_{bias2} may cause obviously gain variation, even the gain can lower than the circuit without cascode structure in Figure 2.5(b). But the linearity performance will be seriously degraded; even though the gain is already lower. Complex bias control circuit is another drawback which is mentioned before. On the other hand, the core switching technique does not degrade linearity performance during gain control, but the gain range is quite small. The LNA, which combines core switching technique (2 bits only), is illustrated in Figure 2.6.




Figure 2.6: The LNA circuit with core switching technique

In Figure 2.6, if the transistor M_{2B} can short v_{d1} and v_{d2} two points when it is on (and M_2 shall be off), the merged circuit can be realized. V_{bias2B} shall bias M_{2B} into triode region for the minimum voltage room consumption. M_{2B} works in triode region when $(V_{\text{bias2B}} - v_{d2})$ is smaller than V_{t3} . But v_{d2} is nearly to V_{DD} here, M_{2B} is impossible to operate in triode region except V_{bias2B} can be larger than V_{DD} . The

over- V_{DD} bias circuit is major problem of this structure.

2.2.2 The Proposed Dual-gain Mode LNA Topology

The transistor M_{2B} in Figure 2.6 can work as a real switch if PMOS is used. The schematic of proposed LNA is depicted in Figure 2.7. The input, output matching networks and source degeneration inductor is added in the circuit. The PMOS M_{2B} can easily bias in the triode region by setting V_{bias2B} to zero, since the V_{sg} of M_{2B} reaches almost as V_{DD} voltage, and $V_{sg}-|V_{th}|$ is still much larger than V_{sd} of M_{2B} . The circuit operation and analyses are described in following subsections.




Figure 2.7: The proposed Dual-gain mode LNA circuit schematic

A. Circuit structure and operation

The proposed LNA circuit can be split into 4 stages: input matching stage, g_m

(Multiple gated transistors, MGTR) stage, switching stage and output matching stage. Capacitors C_{B1} , C_{B2} and C_{B3} are with large size as DC blocks. Resistors R_1 , R_3 are also with large size, and they are for supplying bias without degrading RF signal. The input matching stage is formed by input inductor L_{in} and source degeneration inductor L_S .

The g_m stage is formed by M_1 and M_3 transistors. It uses the MGTR [13] (or Derivative Superposition named in [16]) technique to meet the IIP3 requirement. M_1 works in active region and off, and M_3 works in sub-threshold region. The biases of M_1 and M_3 can be adjusted for the best IIP3 performance.

The switching stage is the major contribution of this new technique. In high gain mode, M_2 is on by setting V_{bias2} to high, and V_{bias2B} is also set to high to turn off M_{2B} . Thus the circuit becomes to cascode configuration, and high gain can be realized. On the other hand, M_2 is off by setting V_{bias2} to low, and V_{bias2B} is also set to low to turn on M_{2B} in low gain mode. Because in the same mode, the voltage level of V_{bias2} and V_{bias2B} are the same, two bias points can be combined into one, and the control signal can be given from baseband. The M_{2B} works in triode region, which R_{on} is small, and it does not consume much voltage room. The voltage at v_{d1} will be much higher than in the cascoded high gain mode, so the swing in the g_m stage can be larger.

The output matching stage contains load inductor L_{load} , matching network L_{out} and C_{out} . The load inductor L_{load} and parasitic capacitances (from M_2 and M_{2B}) form a resonator, which shall resonate at the center frequency of operating band (2.5GHz).

B. Circuit analysis in input matching issue

The degeneration inductor L_S can help to make real part of input impedance to 50Ω , as following equation describes:

$$Z_{in} = sL_{in} + \left[\left(\frac{1}{sC_{T3}} \right) // \left(sL_S + \frac{1}{sC_{T1}} + \frac{g_{m1}L_S}{C_{T1}} \right) \right] \quad (10)$$

where

$$C_{TX} = C_{gsX} \left[1 + g_{mX} \left(r_{o1} // r_{o3} // \frac{1}{g_{m2}} \right) \right] \quad (\text{High gain mode}) \quad (11a)$$

$$C_{TX} = C_{gsX} \{ 1 + g_{mX} [r_{o1} // r_{o3} // (r_{on2} + R_L)] \} \quad (\text{Low gain mode}) \quad (11b)$$

Inductor L_S locates between source of the transistor M_1 and ground. C_T represents capacitor with C_{gs} and Miller effect of C_{gd} . Because loading at the drains of M_1 and M_3 is different between two gain modes (by whether the circuit is cascoded or not), C_T will change their value. The variation of C_T can be controlled by designing different g_m for different modes. g_m does not only effect C_T , but directly link to the real value of Z_{in} . The optimum g_m should keep Z_{in} to 50Ω and minimize the variation between two gain modes. It can be obtained by carefully designing sizes and biases of transistor M_1, M_3 .



C. Linearity issue

The IIP3 equation derived in [16] can be modified for this new technique without taking the inductor between source of M_3 and ground (as L_1 in [16]) into account (only g_m stage):

$$IIP_3 = \frac{4g_{m1}^2 \omega^2 [L_S C_{gs1}]}{3|\varepsilon|} \quad (12)$$

where

$$\varepsilon = 2g_{m3}'' (1 + j\omega L_S) \left[1 + (\omega L_S g_{m1})^2 \right] + g_{m1}'' - \frac{2(g_{m1}')^2}{3g_{m1}} \frac{j2\omega L_S g_{m1}}{1 + j2\omega L_S g_{m1}} \quad (13)$$

The impact of not using the inductor L_1 is that the second-order distortion may not be cancelled as well as before. The first and third terms of (13) are both raised their value. But since the first and third terms are with different signs, and the numerator of (12) is also raised when the denominator ε is raised, the impact of not using L_1 is quite

small. By the way, the absence of L_1 gives a convenience of designing if the value of L_1 is hard to implement.

D. Noise issue

The MGTR F_{\min} derivation in [16], based on assumption of long channel device but without degeneration inductor, is given by:

$$F_{\min} \approx 1 + \frac{2}{g_{m1}} \sqrt{\gamma_1 g_{d0,1} [\delta_2 g_{g,3} + \delta_1 g_{g,1} (1 - |c_1|^2)]} \quad (14)$$

where

$$g_{g,X} = \frac{4\omega^2 (C_{ox} W_X L_{eff})^2}{45 g_{d0,X}}, \quad g_{d0,1} = \sqrt{2\mu C_{ox} \frac{W_1}{L_{eff}} I_{D1}},$$

$$g_{d0,3} = \frac{I_{D3}}{\phi_t}, \quad c_1 = \frac{\overline{i_{ng,1} \cdot i_{nd,1}^*}}{\sqrt{i_{ng,1}^2 \cdot i_{nd,1}^2}} \quad (15)$$

In this equation, the drain currents in both M_1 and M_3 transistors play important roles in noise performance. Because sizes of transistors are unchanged between high and low gain modes, the variation of NF between different gain modes will follow the value of drain currents. By the way, the switching stage structure is different in two modes. Even the currents condition will satisfy the minimum NF variation, the noise contribution of switching stage is still greater in low gain mode, due to saturation mode of M_{2B} and less gain of g_m stage. The problem can be reduced by giving a little more current to M_3 which is working in sub-threshold region (F_{\min} will rapidly increases with v_{gs} falling below v_{th} [16].).

2.3 Circuit Design

This section introduces the size selection of each component. The UMC 0.13 μ m RF CMOS model is applied to this design, and the ADS RFDE simulation tool is used

for design supporting.

2.3.1 Input Matching Stage

The size of source degeneration inductor can be decided from three issues: First, the real part of Z_{in} equals to $g_m L_S / C_T$ in (10). Second, large size of L_S will degrade gain performance. The last one is the adjustment of linearity performance optimization. The size is usually smaller than 1nH in many literatures, and it needs to realize by bondwire. But the circuit design here is fully-integrated, and such small inductor is also supported in the UMC 0.13 μ m model. The L_S size is decided as 0.37nH.

To cancel the image part of input impedance in (10), the input inductor L_{in} shall be $[1/(\omega^2 C_{gs})] - L_S$, and it is near to 10nH. The quality factor affects the noise performance of LNA very much, since the parasitic resistance of L_{in} generates noise at the initial stage. It can be proved by Friis' equation. In the circuit the L_{in} is designed as 5.8nH.

The sizes of DC blocks and resistors are designed for not disturbing RF signal transmission. DC block is better of larger size, but it occupies too large area on the chip. The 4.57pF size of DC blocks is decided for smaller area and less degradation of signal coupling. The resistors value is nearly 10k Ω .

2.3.2 g_m (MGTR) Stage

Designing the size of transistors M_1 and M_3 shall consider following issues: C_{gs} for input matching, g_m for gain, and g_m'' for MGTR technique. To make 17dB gain in high gain mode, M_1 size shall be large enough for large g_m . But if M_1 size is too large,

DC current as well as power consumption will be a problem. On the other hand, M_3 size has to be much larger than M_1 . Power issue here is not serious as M_1 , due to the current is very small. Small current makes small variation, so the positive g_m value is smaller than negative g_m offered by the same size M_1 . Moreover, the optimum linearity performance points are different between two gain modes. It needs to be balanced in M_3 size choosing. The final sizes (width) of M_1 and M_3 are decided as $96\mu\text{m}$ and $240\mu\text{m}$, respectively.

2.3.3 Switching and Output Matching Stage

The parasitic capacitances of M_2 , M_{2B} and the load inductor L_{load} form a load resonator. It shall resonate at the center frequency of the band. Because the size of M_2 and M_{2B} gives a directly connection to parasitic capacitances, this is an issue for designing the size of M_2 and M_{2B} . Moreover, the M_{2B} size shall be larger for lower R_{on} , so that the consumption of voltage room by M_{2B} will be smaller. The size of M_2 and M_{2B} are decided as $192\mu\text{m}$ and $240\mu\text{m}$, respectively. L_{load} is designed as 5.34nH .

Besides the L_{load} and parasitic capacitances, capacitor C_{out} and inductor L_{out} are also a part of output matching. C_{out} as 409fF , and L_{out} as 2.96nH are designed. All the component sizes are listed in Table 2.1.

2.4 Simulation Results

The circuit simulation is accomplished with ADS RFDE simulation tools. The parasitic capacitances in layout are considered in simulations. Table 2.2 shows the DC simulation of this circuit. Table 2.3 presents S-parameter simulation results, with results at 2.5GHz and the worst case in the band. Table 2.6 describes harmonic

simulation results, under the conditions of that reference input power = -40dBm, 2.5GHz operating frequency and 10MHz offset of two tone test. Figure 2.8 to 2.11 show the curve of S-parameter and harmonic balance simulations results in 1-4 GHz.

Table 2.1: The component size list of proposed LNA

Transistors	$\mu\text{m} / \mu\text{m}$	Inductors	nH
M ₁	96 / 0.12	L _{in}	5.790
M ₃	240 / 0.12	L _S	0.370
M ₂	192 / 0.12	L _{load}	5.344
M _{2B}	240 / 0.12	L _{out}	2.957
Capacitors	pF	Resistors	kOhm
C _{B1}	4.568	R ₁	9.96
C _{B2}	4.568	R ₂	9.96
C _{B3}	4.568		
C _{out}	0.409		

Table 2.2: DC simulation results

Post-Sim	I_D (mA)	Power (mW)	V_{bias1} (mV)	V_{bias3} (mV)
HG mode	7.49	8.99	540	360
LG mode	6.15	7.38	500	280

Table 2.3: S-parameter simulation results

Post-Sim	S₂₁ (dB)	NF (dB)	S₁₁ (dB)	S₂₂ (dB)	S₁₂ (dB)
HG mode (2.5G)	17.69	1.95	-8.34	-4.97	-35.7
Worst case	17.22	2.08	-6.44	-4.17	-35.46
HGM Spec	17	2.5	-15	-15	
LG mode (2.5G)	8.56	2.12	-21.98	-6.79	-20.55
Worst case	7.29	2.29	-16.92	-6.46	-20.15
LGM Spec	8	2.5	-15	-15	

Table 2.4: Harmonic Balance simulation results

Post-Sim	IIP3 (dBm)	IIP3 w/o MGTR (dBm)	P1dB (dBm)
HG mode	1.443	-2.11	-15.48
HGM spec	-4.5		-15
LG mode	5.376	1.076	-8.04
LGM Spec	5.5		-5




Figure 2.8: Smith charts of S11 and S22




Figure 2.9: S11 and S22 curves in dB




Figure 2.10: S21, S12, NF, P1dB simulation results





Figure 2.11: HB IIP3 simulation results

××× **output**
 ○○ **IM3**
 □□ **IM3 w/o MGTR**

Chapter 3

Implementation and Experimental Results

In this chapter, the proposed circuit is implemented and measured. The circuit is implemented by the UMC 0.13 μm process. Section 3.1 addresses layout consideration. The proposed technique tapes out two times. Section 3.2 presents measurement results and analysis of DUT 1, and the new version DUT 2.



3.1 Layout Consideration

RF circuit is very sensitive to the parasitic effects. The signal path shall be carefully arranged by following considerations. First, the parasitic resistance shall be avoided. The narrow path or vias generate more parasitic resistance, and thus they may seriously degrade the noise performance. Second, the distance between two paths or components shall be larger to avoid mutual inductance or parasitic capacitance. Third, to avoid the coupling noise from noisy substrate, the top metal layer is used for signal path. The last consideration is that the path shall be as short and straight as possible. If there is a branch on the path, the distance of two paths shall be designed to

the same to avoid phase variation.

In the component arrangement, it shall be arranged as symmetric as possible for same components, and thus the process variation between these components can be mitigated. Also, the usage of maximum finger number of transistor is suggested by [19]. Large finger number leads to lower process variation and better model fitting. In addition, the MOS capacitors are used at each DC port. They work as bypassing capacitors. The noise coming from biases can be filtered by them. Figure 3.1 illustrates the layout of the DUT 1. The layout is accomplished with Cadence Virtuoso editor. The die area is $0.85 \times 1 \mu\text{m}^2$.




Figure 3.1: Layout of DUT 1

3.2 Measurement and Analysis

3.2.1 Measurement Setup

The measurement is on wafer testing with ND L support. The setup of the

measurement is described in Figure 3.2. ESG, Noise analyzer, Network analyzer and Power spectrum analyzer are used. The DC 6pin probe is used for 5 biases and 1 ground. Two RF GSG probes are used for input and output.




Figure 3.2: Measurement setup

3.2.2 Measurement Results

The measurement results are presented in following tables and figures. Table 3.1 describes the DC measurement results. Table 3.2 lists the S-parameter and NF results. Table 3.3 presents harmonic balance results. The post-simulation results of DUT 1 are also listed in these tables for comparison. Figure 3.3 to 3.5 show the curves of measurement and post-simulation.

Table 3.1: DC measurement results

	Measured I_D (mA)	Post-Sim I_D (mA)	V_{bias1} (mV)	V_{bias3} (mV)
HG mode	7.375	2.28	540	360
LG mode	6.249	10.49	500	280

Table 3.2: S-parameter measurement results

	S_{21} (dB)	NF (dB)	S_{11} (dB)	S_{22} (dB)	S_{12} (dB)
HG mode (2.5G)	11.8	2.465	-5.193	-6.632	-34.43
Worst case	10.01	2.8	-3.876	-5.647	-33.56
Post-Sim (2.5G)	17.611	2.668	-12.757	-5.727	-37.627
HGM Spec	17	2.5	-15	-15	
LG mode (2.5G)	8.452	2.185	-4.913	-7.808	-26.56
Worst case	6.62	2.44	-4.124	-7.391	-25.51
Post-Sim (2.5G)	8.625	2.774	-12.064	-6.494	-22.629
LGM Spec	8	2.5	-15	-15	

Table 3.3: Harmonic balance measurement results

Pre-Sim	IIP3 (dBm)	IIP3 w/o MGTR (dBm)	P1dB (dBm)
HG mode	-2.073	-1.331	-7.1
Post-Sim	4.895	-2.964	-16.12
HGM spec	-4.5		-15
LG mode	2.761	1.414	-11.46
Post-Sim	5.973	1.3	-7.94
LGM Spec	5.5		-5




Figure 3.3: S-parameter measurement and post-simulation results




Figure 3.4: NF measurement and post-simulation results





Figure 3.5: Harmonic balance measurement results

3.2.3 Analysis

In the measurement results, the DC current variation between post-simulation and measurement is the first problem. DC current is only one third of post-simulation in high gain mode, and 1.6 times of post-simulation in low gain mode. This variation affects gain and P1dB performances. Because the DC current is very low in high gain mode, gain is degraded, and P1dB performance is better. On the contrary, larger current in low gain mode results in higher gain and worse P1dB performance.

The MGTR technique is used in this circuit, but the function is failed. There is almost no IIP3 improvement (even degrading) when using MGTR technique. To find the best IIP3, the bias voltage can be rearranged. But in the both modes, the current variations are all very small when transistor bias is varying from 0V to V_{DD} . It is impossible for such low variation, unless the transistor M_1 , M_3 , or both M_1 and M_3 are failed. The fail of transistors is the most likely reason of not fitting between measurement and post-simulation results. The reason of failure of transistors is that the bias voltage may not transfer to gate. Besides, the parasitic and EM effects may give some impact in measurement.

3.2.4 New considerations

From the previous experiences, a new device under test is designed for better performances. The noise and the gain performance are not fit to the specification in overall frequency bands. It is because the trade-off adjustment. For example, the input inductor shall be large for input matching, but the NF may seriously degrade by low Q factor of large inductor. New DUT 2 gives more considerations of selecting these components. The layout of DUT 2 is illustrated in Figure 3.6. The comparisons of

component sizes are listed in Table 3.4, and the comparisons of gain and NF simulations are illustrated in Figure 3.7. In addition, the line width of signal and bias path are designed to be larger to prevent signal path (or transistor) fail.






Figure 3.6: Layout of DUT 2

Table 3.4: Component size comparisons of DUT1 and DUT2

Width (μm)	DUT1	DUT2	L_{in}	DUT1	DUT2
M_1	100	96	size (nH)	8.756	5.790
M_3	160	240	Q (2.5GHz)	10.15	10.55
M_2	200	192	R (Ω)	13.546	8.622
M_{2B}	300	240			
	DUT1	DUT2		DUT1	DUT2
L_S (nH)	0.370	0.370	L_{out} (nH)	2.976	2.957
L_{load} (nH)	5.326	5.344	C_{out} (pF)	0.409	0.409




(a) HGM S21




(b) HGM NF

○ ○ DUT 2
 × × DUT 1



(c) LGM S21



(d) LGM NF


Figure 3.7: Gain and Noise comparisons between DUT1 and DUT2



Chapter 4

Behavior Model of Proposed LNA

Due to shorter time-to-market period nowadays, the behavior model of LNA circuit shall be constructed to reduce system verification time. In paper [20], a behavior model archives 0.79% error and 87% simulation time reduction. In this chapter, a behavior model of proposed LNA is constructed. Section 4.1 describes the issues of behavior model construction, and Section 4.2 is the simulation results.



4.1 Issues of Behavior Model Construction

The behavior model of LNA shall fit the following parameters: S-parameter, IIP3, P1dB and NF. The model can be constructed into three stages: input stage, gm stage and output stage. Input stage can be designed to fit S11 and noise performances. Gm stage can be constructed to fit S21 and linearity performances. Output stage can be arranged to fit S22.

The behavior model is constructed by verilog-a language. In proposed verilog-a file, there are three ports (in, out, gnd) and two parameters (mode control, MGTR control). The two parameters can be controlled by simulators for different gain mode or MGTR operations.

The model construction bases on the real components. For the passive components, there are some simple model can be used to substitute the complex model which offers by the foundry. The simple model is illustrated in Figure 4.1. In the figure, the shaded component is the most important one, and the size value is limited to equal to the revealed value.




Figure 4.1: Simple model of passive components




Figure 4.2: Input stage of LNA behavior model

The input stage model is presented in Figure 4.2. In the circuit, the bias resistor is

4.2 Simulation Results

The comparisons of constructed behavior model versus the transistor level simulation results are illustrated in Figure 4.4 to 4.5. Table 4.1 lists the root mean square error values in the passband.







Figure 4.4: S11 and S22 Comparisons




(a) HGM S21




(b) LGM S21




(c) HGM NF



(d) LGM NF



(e) HGM P1dB



(f) LGM P1dB

○—○ **Behavior model**
×—× **Transistor level**

Figure 4.5: S21, NF and P1dB Comparisons

After the behavior model constructed, it can be used in the system co-simulation. The co-simulation platform shows in the Figure 4.6. We simulated with system block (which just lists some parameters), transistor level and behavior model in system co-simulation, and compared the performances of BER and simulation times. These

simulations based on the condition of 1.5MHz channel bandwidth and QPSK 1/2 modulation. The simulation results are illustrated in Figure 4.7. The simulation time of behavior model is reduced to 84%.

Table 4.1: The RMSE values in the passband

RMSE	High gain mode	Low gain mode
S11 (dB)	0.433	0.434
S11 real (dB)	0.016	0.016
S11 image (dB)	0.019	0.014
S22 (dB)	0.339	0.394
S22 real (dB)	0.013	0.028
S22 image (dB)	0.019	0.015
S21 (dB)	0.098	0.4
NF (dB)	0.287	0.34





Figure 4.6: WiMAX LNA co-simulation platform



BER performances

Transistor Level: 8.137×10^{-4}

Behavior model: 2.181×10^{-5}

System block: 7.978×10^{-4}

Figure 4.7: System co-simulation results



Chapter 5

Conclusions

5.1 Summary

In this thesis, a 2.3-2.7GHz dual-gain mode CMOS LNA for WiMAX standard is implemented in a 0.13 μ m CMOS tech. The chip is fully integrated. A new technique of dual-gain mode LNA circuit is developed. The circuit needs only one common input matching network for different gain modes. The gain of LNA reaches 17dB in high gain mode, and IIP3 reaches 5.9dBm in low gain mode. A behavior model is constructed for facilitating design cycle.

5.2 Future Works

The WiMAX system supports many different channel bandwidths and modulations. The complete simulation of system verification takes a lot of time. In addition, the behavior model construction time is not short, more efficient way to generate model will be developed. Control and bias circuit will be co-designed with mixer, analog-baseband or baneband circuit design.

Bibliography

- [1] WiMAX Forum, <http://www.wimaxforum.org/technology/>
- [2] A. Amer, E. Hegazi, H. Ragai, "A Low-Power Wideband CMOS LNA for WiMAX", *IEEE TCS-II*, Vol. 54, Issue 1, pp. 4-8, Jan 2007.
- [3] IEEE, *IEEE Standard 802.16-2004*, Oct 2004.
- [4] IEEE, *IEEE Standard 802.16e-2005*, Feb 2006.
- [5] B. Razavi, *RF Microelectronics*, Prentice Hall, 1998.
- [6] H. T. Friis, "Noise Figure of Radio Receivers", *Proc. IRE*, Vol. 32, pp.419-422, July 1944.
- [7] Z. Li, R. Quintal, Kenneth K. O, "A Dual-Band CMOS Front-End With Two Gain Modes for Wireless LAN Applications", *IEEE JSSC*, Vol. 39, No. 11, pp. 2069- 2073, Nov 2004.
- [8] C. D. Hull, J. L. Tham, R. R. Chu, "A Direct-Conversion Receiver for 900MHz (ISM Band) Spread-Spectrum Digital Cordless Telephone", *IEEE JSSC*, Vol. 31, No. 12, pp. 1955-1963, Dec 1996.
- [9] K. L. Fong, "Dual-Band High-Linearity Variable-Gain Low-Noise Amplifiers for Wireless Applications", *IEEE ISSCC Dig. Tech Papers*, pp. 224-225, Feb 1999.
- [10] Y. S. Wang, L. H. Lu, "5.7GHz low-power variable-gain LNA in 0.18 μ m CMOS", *IEE Electronic Letters*, Vol. 41, No. 2, pp. 66-67, Jan 2005.
- [11] K. H. Cheng, C. F. Jou, "A Novel Gain Control LNA for 2.4GHz Application using 0.18 μ m CMOS", *48th Midwest Symposium on Circuit and Systems*, pp. 1330-1333, Aug 2005.
- [12] A. S. Sedra, K. C. Smith, *Microelectronic Circuits*, 4th. Ed., Oxford University Press, 1998.
- [13] B. Kim, J. S. Ko, K. Lee, "A New Linearization Technique for MOSFET RF Amplifier Using Multiple Gated Transistors", *IEEE Microwave and Guided Wave Letters*, Vol. 10, No. 9, pp. 371-373, Sept 2000.
- [14] S. Tanaka, F. Behbahani, A. A. Abidi, "A Linearization Technique for RF CMOS Power Amplifiers", *IEEE Symp. VLSI Circuits Dig. Technical Papers*, pp. 93-94, June 1997.
- [15] V. Aparin, G. Brown, L. E. Larson, "Linearization of CMOS LNA's via Optimum Gate Biasing", *IEEE International Circuit System Symp.*, Vol. 4, pp.

- 748-751, May 2004.
- [16] V. Aparin, L. E. Larson, “Modified Derivative Superposition Method for Linearizing FET Low-Noise Amplifier”, *IEEE Transactions on Microwave theory and Techniques*, Vol. 53, No. 2, pp. 571-581, Feb 2005.
- [17] J. Goo, H. Ahn, D. J. Ladwig, Z. Yu, T. H. Lee, R.W. Dutton, “A Noise Optimization Technique for Integrated Low-Noise Amplifiers”, *IEEE JSSC*, Vol. 37, No. 8, pp. 994-1002, Aug 2002.
- [18] T. W. Kim, B. Kim, K. Lee, “High Linearity Receiver Front-End Adopting MOSFET Transconductance Linearization by Multiple Gated Transistors”, *IEEE JSSC*, Vol. 39, No. 1, pp. 223-230, Jan 2004.
- [19] UMC corporation, *UMC 0.13um L130E RFCMOS Spice Model Document*, UMC corporation, Nov. 2005.
- [20] C. D. Hung, W. S. Wuen, M. F. Chou, K. A. Wen, “A Unified Behavior Model of Low Noise Amplifier for System-Level Simulation”, *Digest of The 9th European Conference on Wireless Technology*, pp.139-142, Oct 2006.



Vita

姓名：梁書旗

性別：男

出生地：台北縣

生日：民國六十七年十月三日

地址：台北縣蘆洲市重陽街 112 號七樓

學歷：國立交通大學電子工程研究所碩士班 2005/09~2007/06

國立清華大學電機工程學系 1997/09~2002/06

台北市立建國高級中學 1994/09~1997/06

論文題目：Design of Dual-gain Mode CMOS LNA for WiMAX Applications

應用於 WiMAX 之雙增益互補金氧半低雜訊放大器設計