

High-Frequency Characteristic Fluctuations of Nano-MOSFET Circuit Induced by Random Dopants

Yiming Li, *Member, IEEE*, and Chih-Hong Hwang

Abstract—As the dimension of semiconductor device shrunk into nanometer scale (nanoscale), characteristic fluctuation is more pronounced, and become crucial for circuit design. In this paper, discrete-dopant-induced characteristic fluctuation of 16-nm-gate metal–oxide–semiconductor field effect transistors (MOSFET) circuit under high-frequency regime is quantitatively studied. The circuit gain, the 3 dB bandwidth and the unity-gain bandwidth of the tested nanoscale transistor circuit are calculated concurrently capturing the discrete-dopant-number- and discrete-dopant-position-induced fluctuations in the large-scale statistically sound “atomistic” device/circuit coupled simulation. For the 16-nm-gate MOSFET circuit, the number of discrete dopants, varying from zero to 14, may result in 5.7% variation of the circuit gain, 14.1% variation of the 3 dB bandwidth, and 10.4% variation of the unity-gain bandwidth. To suppress the high-frequency characteristic fluctuations, an improved doping distribution along the longitudinal diffusion direction from the MOSFET’s surface to substrate is further performed to examine the associated fluctuation. The improved vertical doping profile with less dopants locating near surface of channel effectively reduces the fluctuations of the circuit gain, the 3 dB bandwidth and the unity-gain bandwidth dramatically. Compared with the original doping profile, the reduction is 32.3%, 19.4% and 51.8%, respectively. This study provides an insight into random-dopant-induced intrinsic high-frequency characteristic fluctuations and verifies the potential fluctuation suppression technique on high-frequency characteristic fluctuations of nanoscale transistor circuit.

Index Terms—Characteristic fluctuation, fluctuation suppression technique, high frequency, modeling and simulation, nanometer scale metal–oxide–semiconductor field effect transistors (MOSFET) device and circuit, random dopant effect.

I. INTRODUCTION

SILICON-BASED devices are scaled down continually in order to increase density and speed. The gate lengths of scaled metal–oxide–semiconductor field effect transistors (MOSFETs) have been the sub-30 nm for 45 nm node high-performance circuit design [1]. Moreover, the devices with sub-10-nm-gate lengths have been currently investigated [2]–[5]. For the RF/mixed-signal applications, a cutoff frequency higher than 200 GHz have been also reported [6], [7].

Manuscript received January 24, 2008; revised July 05, 2008. First published November 18, 2008; current version published December 05, 2008. This work was supported by the Taiwan National Science Council (NSC) under Contract NSC-97-2221-E-009-154-MY2, Contract NSC-96-2221-E-009-210, and Contract NSC-96-2752-E-009-003-PAE, and by the Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, under a 2007–2009 grant.

The authors are with the Department of Communication Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan (e-mail: ymli@faculty.nctu.edu.tw; chhwang@ymilabcad02.eic.nctu.edu.tw).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TMTT.2008.2007077

Yield analysis and optimization, which take into account the manufacturing tolerances, model uncertainties, variations in the process parameters, etc., are known as indispensable components of the circuit design methodology [8]–[12]. However, attention is seldom drawn to the existence of high-frequency characteristic fluctuations of active device due to random dopant placement. With device scaling, various randomness effects resulting from the random nature of manufacturing process, such as ion implantation, diffusion, and thermal annealing [13], have induced significant fluctuations of electrical characteristics in nanometer scale (nanoscale) MOSFETs. The number of dopants is of the order of tens in the depletion region of a nanoscale MOSFET, whose influence on device characteristic is large enough to be distinct [14].

Various random dopant effects have been recently studied in both experimental and theoretical approaches [14]–[35]. Fluctuations of characteristics are caused not only by a variation in an average doping density, which is associated with a fluctuation in the number of impurities, but also with a particular random distribution of impurities in the channel region. Diverse approaches have recently been reported to study fluctuation-related issues in semiconductor devices [19]–[31] and circuit [32]–[35]. Unfortunately, the effect of the discrete dopants induced high-frequency characteristic fluctuations on nanoscale MOSFET circuit has not been well investigated yet. In this work, a statistically sound “atomistic” device/circuit mixed-mode simulation approach is thus employed to analyze the discrete-dopant-induced high-frequency characteristic fluctuations in nanoscale MOSFET circuit, concurrently capturing “dopant concentration variation” and “dopant position fluctuation”. The statistically generated large-scale doping profiles are similar to the physical process of ion implantation and thermal annealing [36]. Based on the statistically (totally randomly) generated large-scale doping profiles, device simulation is performed by solving a set of 3-D drift-diffusion equations with quantum corrections by the density gradient method [37]–[40], which is conducted using a parallel computing system [41]–[43]. In estimation of the high-frequency characteristic fluctuation, for obtaining more physical insight device and pursuing higher accuracy [44], a device/circuit coupled simulation [45]–[47] with discrete dopant distribution is conducted to examine the associated high frequency characteristic fluctuations of circuit, which concurrently considers the discrete-dopant-number- and discrete-dopant-position-induced fluctuations. We notice that the accuracy of developed analyzing technique has been quantitatively verified in the experimentally measured characteristics of sub-20 nm devices [21]–[25].

Channel engineering technique has been known to be an effective way to suppress the random-dopant-induced characteristic fluctuation [18], [24], [27]. However, these studies are focus on the effectiveness of the suppression of dc characteristic fluctuations. Suppression techniques for high-frequency characteristic fluctuation are still lack for nanoscale MOSFET circuit. Therefore, to examine the fluctuation suppression on the high-frequency characteristic fluctuations of the explored nanoscale MOSFET circuit, an improved vertical doping profile along the longitudinal diffusion direction from the device's surface to substrate is implemented. We thus calculate the fluctuations of the circuit gain, the 3 dB bandwidth, and the unity-gain bandwidth [48] of the tested circuit, and compare with the results before the improvement. Our comprehensive results show that the number of discrete dopants, varying from zero to 14, in the 16 nm MOSFET circuit, may result in 5.7% variation of the circuit gain, 14.1% variation of the 3 dB bandwidth, and 10.4% variation of the unity-gain bandwidth. For the aforementioned doping profile with less dopants locating near surface of channel, the fluctuations of the threshold voltage, the circuit gain, the 3 dB bandwidth, and the unity-gain bandwidth are simultaneously reduced 14.2%, 32.3%, 19.4%, and 51.8%. Intrinsic high-frequency characteristic fluctuations of the nanoscale transistor circuit induced by random dopants and the effectiveness of fluctuation suppression technique are thus intensively explored.

This paper is organized as follows. In Section II, we introduce the analyzing technique for studying the random dopants effect in nanoscale device and circuit. In Section III, we examine the discrete-dopant-induced characteristic fluctuations of the 16 nm device and circuit. Both dc and high-frequency characteristics are discussed, where the suppression technique for high-frequency characteristic fluctuations is also performed. Finally, we draw conclusions and suggestion future work.

II. NANO-MOSFET CIRCUIT AND SIMULATION TECHNIQUE

The nominal channel doping concentration of these devices is $1.48 \times 10^{18} \text{ cm}^{-3}$. They have a 16 nm gate, a gate oxide thickness of 1.2 nm, and a workfunction of 4.4 eV. Outside the channel, the doping concentrations in the source/drain and background are $1.1 \times 10^{20} \text{ cm}^{-3}$ and $1 \times 10^{15} \text{ cm}^{-3}$, respectively.

For the channel region, to consider the effect of random fluctuation of the number and location of discrete channel dopants, 758 dopants are firstly randomly generated in an 80 nm^3 cube, in which the equivalent doping concentration is $1.48 \times 10^{18} \text{ cm}^{-3}$, as shown in Fig. 1(a). The 80 nm^3 cube is then partitioned into 125 sub cubes of 16 nm^3 . The number of dopants may vary from zero to 14, and the average number is six, as shown in Fig. 1(b), (c), and (d), respectively. These 125 sub cubes are then equivalently mapped into the channel region of the device for the 3-D device simulation with discrete dopants, as shown in Fig. 1(e). The common-source circuit with sinusoid input wave (offset is equal to 0.5 V), shown in Fig. 1(f), is used as a tested circuit to explore the fluctuation of high-frequency characteristics. All statistically generated discrete dopants, shown in Fig. 1, are incorporated into the large-scale 3-D device/circuit mixed-mode simulation which




Fig. 1. (a) Discrete dopants randomly distributed in the 80 nm^3 cube with the average concentration of $1.48 \times 10^{18} \text{ cm}^{-3}$. There will be 758 dopants within the cube, but dopants may vary from zero to 14 (the average number is six) within its 125 sub cubes of 16 nm^3 [(b), (c), and (d)]. The 125 sub cubes are equivalently mapped into channel region for dopant position/number-sensitive device simulation and device/circuit coupled simulation as shown in (e) and (f).

is conducted in our parallel computing system [19], [40]. The device simulation is performed by solving a set of 3-D density-gradient equation coupling with Poisson equation as well as electron-hole current continuity equations [37]–[40]. There is no well-established device compact model for such ultrasmall nanoscale devices and to include the nonquasi static behavior of charge particle, so a 3-D quantum mechanical simulation of the device coupling with circuit equation is employed [19], [45]. The circuit nodal equations of the tested circuit are formulated and directly coupled with aforementioned device equations for device/circuit mixed-mode simulation. The time-domain simulation results are simultaneously used for the calculation of the property of the frequency response, where the frequency is sweep from $1 \times 10^8 \text{ Hz}$ to $1 \times 10^{13} \text{ Hz}$. We notice that the device mobility and characteristic fluctuation has been validated with the experimentally measured dc baseband data [21]–[25].

To examine the effectiveness of the channel engineering technique in both nanoscale device and circuit, along the longitudinal diffusion direction from surface to substrate, an improved vertical doping profile with less dopants locating near surface




Fig. 2. There will be 758 dopants within a large rectangular solid, in which the equivalent doping concentration is $1.48 \times 10^{18} \text{ cm}^{-3}$. The dopant distribution in the direction of channel depth, the arrow line in Fig. 1(e), follows the normal distribution (b). Partitioned cubes are equivalently mapped into channel region for dopant position/number-sensitive device simulation and device/circuit coupled simulation, as shown in (c). Similarly, dopants within the 16 nm^3 cubes may vary from zero to 14 (the average number is six) (d). The vertical dopant distribution of the improved and the original doping profile, which is generated from Fig. 1, are shown in (e) and (f).

of channel [18], [24], [27]–[29] is further implemented. 758 dopants are firstly randomly generated in a large rectangular solid ($x, y, z: 16 \times 2000 \times 16 \text{ nm}$), in which the equivalent doping concentration is $1.48 \times 10^{18} \text{ cm}^{-3}$, as shown in Fig. 2(a). The distribution of the generated dopants' position in the z -direction follows the normal distribution, as shown in Fig. 2(b). Both the mean position and the three sigma of this distribution are eight nanometers, which can be controlled by the manufacturing processes of ion implementation and thermal annealing [36]. The inset of Fig. 2(b) shows the nominal case of the improved vertical doping profile, where the darker region indicates the higher doping concentration. The large rectangular solid is then partitioned into 125 sub cubes of 16 nm^3 cube and mapped into device channel for discrete dopant and device/circuit coupled mixed-mode simulation, as shown in Fig. 2(c). The number of dopants may vary from zero to 14, and the average number is six, as shown in Fig. 2(d). The longitudinal dopant distribution of the improved and the original doping profile, which is generated from Fig. 1, are studied in Fig. 2(e) and (f), respectively. The inset of Fig. 2(f) shows the distribution of doping concentration for the original doping profile. Since the position of discrete dopants generated in Fig. 1 is random in each direction,




Fig. 3. DC characteristic fluctuations of: (a) V_{th} , (b) I_{off} , (c) $g_{m,max}$, and (d) r_o of the 125 discrete dopant fluctuated 16-nm-gate planar MOSFET.

the distribution of dopant number in channel depth is uniform. We notice that the threshold voltages of the nominal devices for both the improved and original doping profiles, whose channel doping profile is continuously doped with $1.48 \times 10^{18} \text{ cm}^{-3}$, are adjusted to be the same value 140 mV. Result shows that numbers of dopant appearing near the channel surface for the improved doping profile is significant less than that of the original doping profile, and thus may induce less surface potential fluctuation than the other.

III. RESULTS AND DISCUSSION

In this section we first discuss the high-frequency characteristic fluctuations induced by discrete dopant through the characteristic fluctuation of device viewpoint. Then the improved doping profile technique is quantitatively calculated to examine the associated fluctuation suppression in both dc and high-frequency characteristic fluctuations.

Fig. 3 shows the dc characteristic fluctuations of the 125 discrete dopant fluctuated 16 nm planar MOSFETs. From the random-dopant-number point of view, the equivalent channel doping concentration is increased when the dopant number increases, which substantially alters the threshold voltage (V_{th}), off-state currents (I_{off}), maximum transconductance ($g_{m,max}$), and output resistance of transistor (r_o), shown in Fig. 3(a)–(d), respectively. The threshold voltage is determined from a current criterion that the drain current larger than 10^{-7} (W/L) ampere. An expression of $g_{m,max}$ and the output resistance of transistor (r_o) are shown in insets of Fig. 3(c) and (d). As the number of dopants in channel is increased, the device's V_{th} is increased and thus decreases the off-state current. Since the threshold voltage is increased with increasing channel doping concentration, according to the definition in insets of Fig. 3(c) and (d), $g_{m,max}$ is decreased and r_o is increased as the number of dopants is increased. The position of random dopants induced different fluctuation of characteristics in spite of the same number of dopants. Furthermore, the magnitude of the spread characteristics increases as the number of dopants increases.




Fig. 4. Fluctuations of C_g for the 125 discrete dopant fluctuated 16-nm-gate planar MOSFET. The left plot is for the cases of the number of dopants equal or less than six, the average number whose equivalent channel doping concentration is $1.48 \times 10^{18} \text{ cm}^{-3}$, and the right one is for the cases of the number of dopants larger than six.

The detailed physical mechanism is described somewhere else [21]–[25].

The fluctuation of gate capacitance (C_g), as shown in Fig. 4, indicates that the maximum variation of gate capacitance (ΔC_g) is dominated by the number of discrete dopants. For cases with number of dopants in device channel larger than six, the average number whose equivalent channel doping concentration is $1.48 \times 10^{18} \text{ cm}^{-3}$, the maximum variation of C_g under 0.5 V gate voltage is about 0.00143 fF, which is about 3.5 times larger than other cases with number of dopants in channel equal or less than six. The magnitude of fluctuation is increased as number of dopants is increased. Therefore, as expected, the device characteristic is much more scattered as the number of dopants is increased, as shown in Fig. 3. Therefore, we can infer a larger high-frequency characteristic fluctuation induced by larger numbers of dopant in the nano-MOSFET circuit.

Fig. 5(a) shows the circuit gain versus operation frequency for all fluctuated cases, where the solid line shows the nominal case, whose channel doping profile is continuously doped with $1.48 \times 10^{18} \text{ cm}^{-3}$. The circuit gain, 3 dB bandwidth, and unity-gain bandwidth of the nominal case are 8.14 dB, 68 GHz, and 281 GHz, respectively. The corresponding high-frequency characteristic fluctuations for the explore circuit are explored, as shown in Fig. 5(b)–(d), where the insets show the trend of circuit gain, 3 dB bandwidth, and unity-gain bandwidth as a function of device characteristic and circuit element. The gain of the studied circuit is proportional to transconductance multiplied by output resistance of circuit. The circuit output resistance R_{out} is given by

$$R_{\text{out}} = \left(\frac{I_{\text{out}}}{V_{\text{out}}} + \frac{1}{r_o} \right)^{-1} \quad (1)$$

where I_{out} and V_{out} are the output current and voltage of the studied circuit. As the number of dopants in device channel is increased, the on-state current of transistor, which associated with the output current of the test circuit, is decreased and thus




Fig. 5. (a) High frequency response of the 125 discrete dopant fluctuated 16-nm-gate planar MOSFET, where the black line indicates the nominal case and dashed lines are the discrete dopant fluctuated cases. (b) Gain, (c) 3 dB bandwidth, and (d) unity-gain bandwidth fluctuations of the 125 discrete dopant fluctuated 16-nm-gate planar MOSFET circuit.

increases the output voltage of the circuit. Additionally, the output resistance of transistor, r_o , is increased with increasing threshold voltage. Therefore, the circuit output resistance, R_{out} , is increased as threshold voltage is increased. We notice that although the dependence of R_{out} and g_m on threshold voltage is opposed, the trend of circuit gain fluctuation is dominated by the output resistance due to the square dependence of r_o on $V_{\text{GS}} - V_{\text{th}}$. Therefore, the trend of circuit gain fluctuation is dominated by the output resistance and increased as number of dopant is increased, as shown in Fig. 5(b). Fig. 5(c) and (d) show the fluctuation of 3 dB bandwidth and the unity-gain bandwidth of the nano-MOSFET circuit, which indicate the variations of switching speed nano-MOSFET circuit resulted from random discrete dopants. The insets of Fig. 5(c) and (d) show the main sources of variations contributed from device characteristics fluctuations, g_m , r_o , and C_g , as shown in Figs. 3(c) and (d) and 4. As the number of dopant in device channel is increased, the depletion width is decreased, and then increases the gate capacitance. The fluctuation of C_g accompanied with increasing r_o and decreasing g_m result in a decrement of 3 dB bandwidth and the unity-gain bandwidth on increasing dopant number. Similar to the dc characteristic of device, the high-frequency characteristic fluctuation of the nanoscale MOSFET circuit is much more scattered as number of dopants is increased. The standard deviations of the gain, 3 dB bandwidth, unity-gain bandwidth, and gain-bandwidth product are 0.46 dB, 9.63 GHz, 29.3 GHz, and 64.4 GHz, respectively. The high-frequency characteristic fluctuations of the tested circuit are summarized in Table I.

To evaluate the fluctuation suppression technique [18], [24], [27] on high-frequency characteristic fluctuations of the nanoscale MOSFET circuit, an improved vertical doping profile is implemented, where both the mean position and the three sigma of the vertical doping profile are eight nanometers. The

TABLE I
SUMMARIZED HIGH-FREQUENCY CHARACTERISTIC
FLUCTUATIONS OF THE NANO-MOSFET CIRCUIT

	Gain (db)	3dB bandwidth (Hz)	Unity-gain bandwidth (Hz)
Nominal	8.138	6.84×10^{10}	2.81×10^{11}
Standard deviation	0.465	9.63×10^9	2.93×10^{10}
Variation	0.057	0.141	0.104

discrete dopants locating near the channel surface may substantially alter the surface potential and then disturb the distribution of electric field and current conducting path. The characteristic of device is significantly perturbed by both number and position of discrete impurities [21]–[25]. The mechanism of channel engineering is to reduce the probability of dopants appearing at channel region by introducing a lightly channel doping near the surface. Moreover, the holes in the heavily doped region, the mean position of the vertical doping profile, start to screen the charge of the discrete random acceptors in the depletion layer, reducing their effect on the threshold voltage fluctuation. Any further increase of doping concentration in the heavily doped region reduces further the width of the depletion layer and enhances the screening [27]. Fig. 6(a) shows the $I_D - V_G$ characteristics of the discrete dopant fluctuated device generated from the improved (dashed lines) and the original (solid lines) doping profiles. The spreading range of the improved doping profile is reduced and indicates a suppression of fluctuation on dc characteristic of device. The fluctuation of the threshold voltage is shown in Fig. 6(b), where the square symbol indicates the cases of the improved doping profile and the “x” symbol shows the cases of original doping profile. The scattering range of the threshold voltage is significantly suppressed, and the fluctuation of threshold voltage is reduced from 58.5 mV to 50.2 mV. Fig. 6(c)–(e) show the fluctuations of the on-state current (I_{on}), and maximum transconductance ($g_{m,max}$), respectively. As expected, the fluctuation of on-state current and maximum transconductance is effectively suppressed due to the less dopant locating near the channel surface. However, the fluctuation of off-state current can not be further suppressed due to the similar numbers of dopant locating near the path of leakage current (about 4 nm below the gate oxide). This result implies the importance of the vertical doping profile optimization.

Fig. 7(a) shows the gate capacitance fluctuation of the studied doping profiles, where the dashed and solid lines show the improved and the original doping profile, respectively. The fluctuation of gate capacitance is suppressed by 16.4%. The screening effect in the heavily doped region screens the charge of the discrete random acceptors in the thin depletion layer, and reduces their effect on the gate capacitance fluctuation. The suppressed fluctuation of gate capacitance and dc characteristic of device implies the effectiveness of the fluctuation suppression technique on the high-frequency characteristics. The high-frequency response of the nanoscale MOSFET circuit is shown in Fig. 7(b). As expected, the spreading range of the improved doping profile is reduced through the improvement of doping profile. The fluctuation of the high-frequency characteristics, the circuit gain, the




Fig. 6. Fluctuations of: (a) $I_D - V_G$, (b) V_{th} , (c) I_{on} , (d) I_{off} , and (e) ($g_{m,max}$) of the 125 discrete dopant fluctuated 16-nm-gate planar MOSFETs, where the square and “x” indicate the cases of the improved and original doping distributions, respectively.




Fig. 7. Comparison of gate capacitance and frequency response fluctuations of the discrete dopant fluctuated 16-nm-gate cases generated from the improved (dashed line) and original (solid line) doping distributions.

3 dB bandwidth and the unity-gain bandwidth of the nanoscale MOSFET circuit are calculated; as shown in Fig. 8(a)–(c), the square and “x” symbols indicate the cases of the improved and original doping distributions. The effectiveness of fluctuation suppression technique in nanoscale device and circuit is summarized in Fig. 9. The fluctuation suppressions of the characteristics of the nanoscale device circuit are more pronounced than that of device due to the second-order nonlinear effect of circuit characteristics. The fluctuation suppression of the high frequency characteristics is resulted from less dc characteristic and gate capacitance fluctuation of device by introducing a doping profile of Gaussian distribution along the longitudinal direction from surface to substrate. The result confirms the fluctuation suppression technique on high-frequency characteristic fluctuation of nanoscale device circuit and show the effectiveness of




Fig. 8. Comparison of: (a) gain, (b) 3 dB bandwidth, and (c) unity-gain bandwidth fluctuations of the 125 discrete dopant fluctuated 16-nm-gate planar MOSFET circuit with the improved (squares) and original (“x”) doping profiles.




Fig. 9. Effectiveness of fluctuation suppression technique in both the nanoscale device and circuit.

TABLE II
COMPARISON OF HIGH-FREQUENCY CHARACTERISTIC FLUCTUATIONS FOR DEVICES WITH ORIGINAL AND IMPROVED DOPING PROFILE

	V_{th} (mV)	I_{on} (A)	I_{off} (A)	$g_{m,max}$ (S)	C_g ($\times 10^{-3}$ fF)
Original	58.5	6.7×10^{-7}	9.5×10^{-9}	2.1×10^{-7}	0.24
Improved	50.2	5.2×10^{-7}	9.3×10^{-9}	1.4×10^{-7}	0.20
	Gain (db)	3dB bandwidth (Hz)	Unity-gain bandwidth (Hz)		
Original	0.465	9.63×10^9	2.93×10^{10}		
Improved	0.314	7.76×10^9	1.14×10^{10}		

fluctuation suppression technique. The comparison of characteristic fluctuations for devices without and with doping profile improvement is summarized in Table II.

IV. CONCLUSIONS

In this paper, both the discrete-dopant-induced dc and high-frequency characteristics fluctuations of 16-nm-gate MOSFET

circuit have been studied using a 3-D “atomistic” simulation technique. Using the experimentally calibrated analyzing technique, the result have shown that the discrete-dopant fluctuated 16 nm MOSFET circuit exhibits 5.7% variation of the circuit gain, 14.1% variation of the 3 dB bandwidth and 10.4% variation of the unity-gain bandwidth. Without loss the device and circuit performance, by considering a doping profile with less dopants locating near surface of channel, the suppression technique on high-frequency characteristic fluctuations of the nanoscale transistor circuit have also shown its effectiveness. The improved doping profile significantly reduces the intrinsic characteristic fluctuation in the device level, and thus suppressed fluctuations of the tested circuit gain, the 3 dB bandwidth and the unity-gain bandwidth, and the reductions are 32.3%, 19.4%, and 51.8%, respectively. Experimental and theoretical verification will benefit the development of high-frequency 16-nm-gate MOSFET circuit; an experiment is thus currently under conducting to design, fabricate and measure the high-frequency characteristic fluctuations of the nanoscale device circuit.

We notice that the parasitic effects may play very important role in determining the overall high frequency performance in nanoscale transistor. Therefore, we have included the effects of the gate to source/drain overlap capacitance and the inner fringing capacitance in our modeling and simulation. According to the 2007 ITRS roadmap, the ideal gate capacitance per micron device width in inversion is about $0.671 \text{ fF}/\mu\text{m}$. The total gate capacitance per micron device width in inversion including the parasitic gate overlap/fringing capacitance per micron device width [including the Miller effect] is about $0.835 \text{ fF}/\mu\text{m}$. Therefore, the parasitic gate overlap/fringing capacitance is about 20% $((0.835 - 0.671)/0.835) * 100\% = 20\%$ of the total gate capacitance. Besides the ITRS roadmap, according to [49], the effective fringing capacitance of state-of-art MOSFET is about $0.55 \text{ fF}/\mu\text{m}$ and independent of the technology node, where the outer fringing capacitance is about $0.13 \text{ fF}/\mu\text{m}$. Compare it with the total gate capacitance of $0.68 \text{ fF}/\mu\text{m}$, the outer fringing capacitance is about 16% $((0.13/0.68) * 100\% = 16\%)$ of the total gate capacitance. We believe that our simulation approach can reflect the dominating factor on RF performance. To include the parasitic effect in nanoscale transistors’ circuit, a 3-D field simulation coupling with device and circuit simulation could be considered.

There are some practical and theoretical issues that worth to be addressed in our future work, such as the performance parameter fluctuations of high frequency characteristics, calibration of high-frequency measurement data, high-frequency circuit (e.g., LNA, mixer, etc) simulation, parasitic capacitance of nano-device, and modeling of device variability. This study is mainly based upon a large-scale statistically sound “atomistic” device and circuit coupled simulation methodology in time-domain for discrete-dopant-fluctuated nano-CMOS circuits. We are currently formulating the mathematical models and implementing this methodology in frequency domain together with harmonic balance technique, which will directly benefit the characteristic estimation using the frequency domain results, such as the calculation of S -parameters. For the design and optimization of high-frequency devices and circuits, the numerical simulation is the first step toward the modeling of

device variability and the development of compact modeling for capturing device variability is urgent.

REFERENCES

- [1] D. M. Fried, J. M. Hergenrother, A. W. Topol, L. Chang, L. Sekaric, J. W. Sleight, S. McNab, J. Newbury, S. Steen, G. Gibson, Y. Zhang, N. Fuller, J. Bucchignano, C. Lavoie, C. Cabral, D. Canaperi, O. Dokumaci, D. Frank, E. Duch, I. Babich, K. Wong, J. Ott, C. Adams, T. Dalton, R. Nunes, D. Medeiros, R. Viswanathan, M. Ketchen, M. Jeong, W. Haensch, and K. W. Guarini, "Aggressively scaled (0.143 nm²) 6T-SRAM cell for the 32 nm node and beyond," in *Int. Electron Devices Meeting Tech. Dig.*, Dec. 2004, pp. 261–264.
- [2] H. Wakabayashi, T. Ezaki, T. Sakamoto, H. Kawaura, N. Ikarashi, N. Ikezawa, M. Narihiro, Y. Ochiai, T. Ikezawa, K. Takeuchi, T. Yamamoto, M. Hane, and T. Mogami, "Characteristics and modeling of sub-10-nm planar bulk CMOS devices fabricated by lateral source/drain junction control," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 715–720, Sep. 2006.
- [3] B. Doris, M. Jeong, T. Kanarsky, Y. Zhang, R. A. Roy, O. Dokumaci, Z. Ren, F. Jamin, L. Shi, W. Natzle, H.-J. Huang, J. Mezzapelle, A. Mocuta, S. Womack, M. Gribelyuk, E. C. Jones, R. J. Miller, H.-S. P. Wong, and W. Haensch, "Extreme scaling with ultra-thin Si channel MOSFETs," in *Int. Electron Devices Meeting Tech. Dig.*, Dec. 2002, pp. 267–270.
- [4] H. Lee, L.-E. Yu, S.-W. Ryu, J.-W. Han, K. Jeon, D.-Y. Jang, K.-H. Kim, J. Lee, J.-H. Kim, S. C. Jeon, G. S. Lee, J. S. Oh, Y. C. Park, W. H. Bae, H. M. Lee, J. M. Yang, J. J. Yoo, S. I. Kim, and Y.-K. Choi, "Sub-5 nm all-around gate FinFET for ultimate scaling," in *VLSI Technol. Tech. Symp. Dig.*, 2006, pp. 58–59.
- [5] F.-L. Yang, D.-H. Lee, H.-Y. Chen, C.-Y. Chang, S.-D. Liu, C.-C. Huang, T.-X. Chung, H.-W. Chen, C.-C. Huang, Y.-H. Liu, C.-C. Wu, C.-C. Chen, S.-C. Chen, Y.-T. Chen, Y.-H. Chen, C.-J. Chen, B.-W. Chan, P.-F. Hsu, J.-H. Shieh, H.-J. Tao, Y.-C. Yeo, Y. Li, J.-W. Lee, P. Chen, M.-S. Liang, and C. Hu, "5 nm-gate nanowire FinFET," in *VLSI Technol. Tech. Symp. Dig.*, Jun. 2004, pp. 196–197.
- [6] V. Dimitrov, J. B. Heng, K. Timp, O. Dimauro, R. Chan, J. Feng, W. Hafez, T. Sorsch, W. Mansfield, J. Miner, A. Kornblit, F. Klemens, J. Bower, R. Cirelli, E. Ferry, A. Taylor, M. Feng, and G. Timp, "High performance, sub-50 nm MOSFETs for mixed signal applications," in *Int. Electron Devices Meeting Tech. Dig.*, Dec. 2005, pp. 213–216.
- [7] I. Post, M. Akbar, G. Curello, S. Gannavaram, W. Hafez, U. Jalan, K. Komey, J. Lin, N. Lindert, J. Park, J. Rizk, G. Sacks, C. Tsai, D. Yeh, P. Bai, and C.-H. Jan, "A 65 nm CMOS SOC technology featuring strained silicon transistors for RF applications," in *Int. Electron Devices Meeting Tech. Dig.*, Dec. 2006, pp. 1–3.
- [8] J. W. Bandler, R. M. Biemacki, Q. Cai, S. H. Chen, S. Ye, and Q. J. Zhang, "Integrated physics-oriented statistical modeling, simulation and optimization," *IEEE Trans. Microw. Theory Tech.*, vol. 40, no. 7, pp. 1374–1400, Jul. 1992.
- [9] D. E. Stoneking, G. L. Bilbro, P. A. Gilmore, R. J. Trew, and C. T. Kelley, "Yield optimization using a GaAs process simulator coupled to a physical device model," *IEEE Trans. Microw. Theory Tech.*, vol. 40, no. 7, pp. 1353–1363, Jul. 1992.
- [10] A. H. Zaabab, Q.-J. Zhang, and M. Nakhla, "A neural network modeling approach to circuit optimization and statistical design," *IEEE Trans. Microw. Theory Tech.*, vol. 43, no. 6, pp. 1349–1358, Jun. 1995.
- [11] J. Purviance and M. Meehan, "CAD for statistical analysis and design of microwave circuits," *Int. J. Microw. Millimeter-Wave Comput.-Aided Eng.*, vol. 1, no. 1, pp. 59–76, Jan. 1991.
- [12] Q. Li, J. Zhang, Li Wei, J. S. Yuan, Y. Chen, and A. S. Oates, "RF circuit performance degradation due to soft breakdown and hot-carrier effect in deep-submicrometer CMOS technology," *IEEE Trans. Microw. Theory Tech.*, vol. 49, no. 9, pp. 1546–1551, Sep. 2001.
- [13] Y. Li, C.-H. Hwang, and H.-M. Huang, "Large-scale atomistic approach to discrete-dopant-induced characteristic fluctuations in silicon nanowire transistors," *Phys. Status Solidi (a)*, vol. 205, no. 6, pp. 1505–1510, May 2008.
- [14] H.-S. Wong, Y. Taur, and D. J. Frank, "Discrete random dopant distribution effects in nanometer-scale MOSFETs," *Microelectron. Rel.*, vol. 38, no. 9, pp. 1447–1456, Sep. 1999.
- [15] R. W. Keyes, "Effect of randomness in distribution of impurity atoms on FET thresholds," *Appl. Phys.*, vol. 8, pp. 251–259, 1975.
- [16] P. Francis, A. Terao, and D. Flandre, "Modeling of ultrathin double-gate NMOS/SOI transistors," *IEEE Trans. Electron Device*, vol. 41, no. 5, pp. 715–720, May 1994.
- [17] X.-H. Tang, V. K. De, and J. D. Meindl, "Intrinsic MOSFET parameter fluctuations due to random dopant placement," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 5, no. 4, pp. 369–376, Dec. 1997.
- [18] P. A. Stolk, F. P. Widdershoven, and D. B. M. Klaassen, "Modeling statistical dopant fluctuations in MOS transistors," *IEEE Trans. Electron Device*, vol. 45, no. 9, pp. 1960–1971, Sep. 1998.
- [19] Y. Li and S.-M. Yu, "Comparison of random-dopant-induced threshold voltage fluctuation in nanoscale single-, double-, and surrounding-gate field-effect transistors," *Jpn. J. Appl. Phys.*, vol. 45, no. 9A, pp. 6860–6865, Sep. 2006.
- [20] Y. Li, S.-M. Yu, J.-R. Hwang, and F.-L. Yang, "Discrete dopant fluctuated 20 nm/15 nm-gate planar CMOS," *IEEE Trans. Electron Device*, vol. 55, no. 6, pp. 1449–1455, Jun. 2008.
- [21] F.-L. Yang, J.-R. Hwang, and Y. Li, "Electrical characteristic fluctuations in sub-45 nm CMOS devices," in *IEEE Custom Integr. Circuits Conf.*, Sep. 2006, pp. 691–694.
- [22] Y. Li, S.-M. Yu, and H.-M. Chen, "Process-variation- and random-dopants-induced threshold voltage fluctuations in nanoscale CMOS and SOI devices," *Microelectron. Eng.*, vol. 84, no. 9–10, pp. 2117–2120, Sep.–Oct. 2007.
- [23] Y. Li and C.-H. Hwang, "Discrete-dopant-induced characteristic fluctuations in 16 nm multiple-gate silicon-on-insulator devices," *J. Appl. Phys.*, vol. 102, no. 8, pp. 084509–084509, 2007.
- [24] Y. Li and S.-M. Yu, "A coupled-simulation-and-optimization approach to nanodevice fabrication with minimization of electrical characteristics fluctuation," *IEEE Trans. Semicond. Manuf.*, vol. 20, no. 4, pp. 432–438, Nov. 2007.
- [25] Y. Li and S.-M. Yu, "A study of threshold voltage fluctuations of nanoscale double gate metal-oxide-semiconductor field effect transistors using quantum correction simulation," *J. Comput. Electron.*, vol. 5, no. 2–3, pp. 125–129, Jul. 2006.
- [26] A. R. Brown, A. Asenov, and J. R. Watling, "Intrinsic fluctuations in sub 10-nm double-gate MOSFETs introduced by discreteness of charge and matter," *IEEE Trans. Nanotechnol.*, vol. 1, no. 4, pp. 195–200, Dec. 2002.
- [27] A. Asenov and S. Saini, "Suppression of random dopant-induced threshold voltage fluctuations in sub-0.1- μ m MOSFET's with epitaxial and doped channels," *IEEE Trans. Electron Devices*, vol. 46, no. 8, pp. 1718–1724, Aug. 1999.
- [28] K. Noda, T. Tatsumi, T. Uchida, K. Nakajima, H. Miyamoto, and C. Hu, "A 0.1- μ m delta doped MOSFET fabricated with post-low-energy implanting selective epitaxy," *IEEE Trans. Electron Devices*, vol. 45, no. 4, pp. 809–813, Apr. 1998.
- [29] K. Takeuchi, T. Tatsumi, and A. Furukawa, "Channel engineering for the reduction of random-dopant-placement-induced threshold voltage fluctuations," in *Int. Electron Devices Meeting Tech. Dig.*, Dec. 1997, pp. 841–844.
- [30] G. Roy, A. R. Brown, F. Adamu-Lema, S. Roy, and A. Asenov, "Simulation study of individual and combined sources of intrinsic parameter fluctuations in conventional nano-MOSFETs," *IEEE Trans. Electron Devices*, vol. 53, no. 12, pp. 3063–3070, Dec. 2006.
- [31] W. J. Gross, D. Vasileksa, and D. K. Ferry, "A novel approach for introducing the electron-electron and electron-impurity interactions in particle-based simulations," *IEEE Electron Device Lett.*, vol. 20, no. 9, pp. 463–465, Sep. 1999.
- [32] R. Tanabe, Y. Ashizawa, and H. Oka, "Investigation of snm with random dopant fluctuations for FD SGSOI and FinFET 6T SOI SRAM cell by three-dimensional device simulation," in *Simulation Semicond. Processes Device Conf.*, Sep. 2006, pp. 103–106.
- [33] B. Cheng, S. Roy, G. Roy, and A. Asenov, "Impact of intrinsic parameter fluctuations on SRAM cell design," in *Int. Solid-State Integr. Circuit Technol. Conf.*, Oct. 2006, pp. 1290–1292.
- [34] H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "Estimation of delay variations due to random-dopant fluctuations in nanoscale CMOS circuits," *IEEE J. Solid-State Circuits*, vol. 40, no. 9, pp. 1787–1796, Sep. 2005.
- [35] B. Cheng, S. Roy, G. Roy, A. Brown, and A. Asenov, "Impact of random dopant fluctuation on bulk CMOS 6-T SRAM scaling," in *Proc. 36th Eur. Solid-State Device Res. Conf.*, Sep. 2006, pp. 258–261.
- [36] C. Y. Chang and S. M. Sze, *ULSI Technology*. New York: McGraw-Hill, 1996.
- [37] M. G. Ancona and H. F. Tiersten, "Macroscopic physics of the silicon inversion layer," *Phys. Rev. B, Condens. Matter*, vol. 35, no. 15, pp. 7959–7965, May 1987.
- [38] S. Odanaka, "Multidimensional discretization of the stationary quantum drift-diffusion model for ultrasmall MOSFET structures," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 23, no. 6, pp. 837–842, Jun. 2004.

- [39] T.-W. Tang, X. Wang, and Y. Li, "Discretization scheme for the density-gradient equation and effect of boundary conditions," *J. Comput. Electron.*, vol. 1, no. 3, pp. 389–393, Oct. 2002.
- [40] G. Roy, A. R. Brown, A. Asenov, and S. Roy, "Quantum aspects of resolving discrete charges in 'atomistic' device simulations," *J. Comput. Electron.*, vol. 2, no. 2–4, pp. 323–327, Dec. 2003.
- [41] Y. Li and S.-M. Yu, "A parallel adaptive finite volume method for nanoscale double-gate MOSFETs simulation," *J. Comput. Appl. Math.*, vol. 175, no. 1, pp. 87–99, Mar. 2005.
- [42] Y. Li, H.-M. Lu, T.-W. Tang, and S. M. Sze, "A novel parallel adaptive Monte Carlo method for nonlinear Poisson equation in semiconductor devices," *Math. Comput. Simulation*, vol. 62, no. 3–6, pp. 413–420, Mar. 2003.
- [43] Y. Li, S. M. Sze, and T. S. Chao, "A practical implementation of parallel dynamic load balancing for adaptive computing in VLSI device simulation," *Eng. Comput.*, vol. 18, no. 2, pp. 124–137, Aug. 2002.
- [44] T. Grasser and S. Selberherr, "Mixed-mode device simulation," *Microelectron. J.*, vol. 31, no. 11–12, pp. 873–881, Dec. 2000.
- [45] Y. Li, "A two-dimensional thin-film transistor simulation using adaptive computing technique," *Appl. Math. Comput.*, vol. 184, no. 1, pp. 73–85, Jan. 2007.
- [46] K.-Y. Huang, Y. Li, and C.-P. Lee, "A time-domain approach to simulation and characterization of RF HBT two-tone intermodulation distortion," *IEEE Trans. Microw. Theory Tech.*, vol. 51, no. 10, pp. 2055–2062, Oct. 2003.
- [47] Y. Li, J.-Y. Huang, and B.-S. Lee, "Effect of single grain boundary position on surrounding-gate polysilicon thin film transistors," *Semicond. Sci. and Technology*, vol. 23, pp. 015019–015019, 2008.
- [48] G. Gonzalez, *Microwave Transistor Amplifiers Analysis and Design*. Englewood Cliffs, NJ: Prentice-Hall, 1997.
- [49] A. Khakifirooz and D. A. Antoniadis, "MOSFET performance scaling-part I: Historical trends," *IEEE Trans. Electron Device*, vol. 55, no. 6, pp. 1391–1400, Jun. 2008.



Yiming Li (M'02) received the B.S. degrees in applied mathematics and electronics engineering, M.S. degree in applied mathematics, and Ph.D. degree in electronics from National Chiao Tung University (NCTU), Hsinchu, Taiwan, in 1996, 1998, and 2001, respectively.

In 2001, he joined the National Nano Device Laboratories (NDL), Taiwan, as an Associate Researcher, and the Microelectronics and Information Systems Research Center (MISRC), National Chiao Tung University (NCTU), as an Assistant

Professor, where he has been engaged in the field of computational science and engineering, particularly in modeling, simulation, and optimization of nanoelectronics and very large scale integration (VLSI) circuits. In Fall 2002,

he was a Visiting Assistant Professor with the Department of Electrical and Computer Engineering, University of Massachusetts at Amherst. From 2003 to 2004, he was the Research Consultant of the System on a Chip (SOC) Technology Center, Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan. From 2003 to 2005, he was the Director of the Departments of Nanodevice and Computational Nanoelectronics, NDL, and an Associate Professor with the MISRC, NCTU. Since Fall 2004, he has been an Associate Professor with the Department of Communication Engineering, NCTU. He is the Deputy Director of the Modeling and Simulation Center, NCTU, and conducts the Parallel and Scientific Computing Laboratory, NCTU. He has authored or coauthored over 120 research papers appearing in international book chapters, journals, and conferences. He has served as a reviewer, guest associate editor, guest editor, associate editor, and editor for many international journals. His current research areas include computational electronics and physics, physics of semiconductor nanostructures, device modeling, parameter extraction, and VLSI circuit simulation, development of technology computer-aided design (TCAD) and electronic CAD (ECAD) tools and SOC applications, bioinformatics and computational biology, and advanced numerical methods, parallel and scientific computing, optimization techniques, and computational intelligence. He is included in *Who's Who in the World*.

Dr. Li is a member of Phi Tau Phi, Sigma Xi, the American Physical Society, the American Chemical Society, the Association for Computing Machinery, the Institute of Electronics, Information and Communication Engineers (IEICE), Japan, and the Society for Industrial and Applied Mathematics. He has organized and served on several international conferences and was an editor for the proceedings of international conferences. He has served as a reviewer for the IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, the IEEE TRANSACTIONS ON NANOTECHNOLOGY, the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, the IEEE ELECTRON DEVICE LETTERS, and the IEEE TRANSACTIONS ON ELECTRON DEVICES. He was the recipient of the 2002 Research Fellowship Award presented by the Pan Wen-Yuan Foundation, Taiwan, and the 2006 Outstanding Young Electrical Engineer Award presented by the Chinese Institute of Electrical Engineering, Taiwan.



Chih-Hong Hwang received the B.S. degree in engineering and system science and M.S. degree in electronics engineering from National Tsing Hua University, Hsinchu, Taiwan, in 2001 and 2003, respectively, and is currently working toward the Ph.D. degree at National Chiao Tung University, Hsinchu, Taiwan.

He is currently with the Parallel and Scientific Computing Laboratory, Department of Communication Engineering, National Chiao Tung University. His research interests focus on the modeling and simulation of semiconductor nanodevices and vari-

ability of nanodevices and circuits.