# 國 立 交 通 大 學

電機與控制工程研究所

### 碩 士 論 文

一個低硬體成本消耗,適用於晶片內單通道每秒 三十億筆資料傳輸之匯流排介面電路設計

A low hardware overhead bus circuit design for 3Gbps/ch on-chip data communication

研 究 生:馬英豪

指導教授:蘇朝琴 教授

中 華 民 國 九 十 六 年 十 月

一個低硬體成本消耗,適用於晶片內單通道每秒三十

億筆資料傳輸之匯流排介面電路設計

## A low hardware overhead bus circuit design for 3Gbps/ch on-chip data communication

研 究 生:馬英豪 Student : Ying Hao Ma

指導教授:蘇朝琴 教授 Advisor : Chau Chin Su

國 立 交 通 大 學

電機與控制工程研究所



Submitted to Department of Electrical and Control Engineering

College of Electrical Engineering and Computer Science

National Chiao Tung University

in partial Fulfillment of the Requirements

for the Degree of

Master

in

Electrical and Control Engineering

September 2007

Hsinchu, Taiwan, Republic of China

### 中華民國九十六年十月

一個低硬體成本消耗,適用於晶片內單通道每秒

三十億筆資料傳輸之匯流排介面電路設計

研究生:馬英豪 指導教授:蘇朝琴 教授

#### 國立交通大學電機與控制工程研究所

摘 要



本論文提出一個使用嵌入式中繼器來降低全區域連接線功率及面積消耗的最佳化理 論。為了平衡全區域連接線的頻寬、功率及面積的消耗,利用一個公制的比較表來使得全 區域連接線設計可以到達最高的效能。我們可以獲得擁有最高公制比較值的全區域連接線 且利用 HSPICE 比較過後的模組。其模擬結果顯示,在電壓為 1.8 伏特時,對於傳統的最 佳化設計,此公制比較值至少增加了百分之七十五。

在本篇論文中,我們實現了一個在晶片內部傳輸線頻寬為每秒三十億筆資料,傳輸距 離為一公分的電路。使用台積電 0.18μm 1P6M CMOS 製程來實現,此全區域傳輸線電路 在 1.8 伏特的電源供應下消耗功率 9.2 毫瓦。

關鍵字: 最佳化,連接線,全區域連接線,中繼器,嵌入式緩衝器,最佳化連接線寬度及 行距,最佳化頻寬

# A low hardware overhead bus circuit design for 3Gbps/ch on-chip data communication

Student: YingHao Ma Advisor: ChauChin Su

#### Department of Electrical and Control Engineering

#### National Chiao Tung University



This thesis proposes an optimal method to reduce the power consumption and area of global interconnects by buffer insertion. In order to balance the bandwidth, the power, and the area, the figure of merit is introduced to guide the design of the global interconnects to achieve high performance. The optimal design is obtained and result is compared with HSPICE simulation. The simulation results show that at 1.8V the figure of merit increases 75% as compared to other conventional design.

To verify the design, a 3Gbps for 10mm long on-chip interconnects has been designed. It is implemented in TSMC 0.18μm 1P6M CMOS process, the global interconnects consume 9.2mW on a 1.8V power supply.

**Keyword: Optimization, interconnect, global interconnects, repeater, buffer insertion, optimal interconnect width and spacing, optimal bandwidth.** 

#### 致 謝

碩士班的兩年研究生涯一轉眼即將結束,回首過去這兩年在交大生活的點點滴滴,辛 苦卻充滿樂趣。當初做研究一切的挫折和磨練,都是讓自己成長的契機,能有這些成果, 要感謝許多在我身旁的人、事、物,因為你們,我的研究生活才能如此多彩多姿。

論文得以順利宗成,,首先要感謝我的指導教授 蘇朝琴 老師,感謝老師指導我的研究 以及做研究的精神,老師對於研究的嚴謹態度,深深值得我去學習。此外,老師教導我的, 除了專業領域的知識及技術,還有待人處事應有的態度,讓我了解到「遇到困難時,必須 以勇敢、積極的態度去面對它並克服它,千萬不能有逃避的想法,且不可以有後悔的想法, 要堅持此信念,做事才會成功。」老師這兩年來的啟蒙與指導,點點滴滴感謝在心頭。

感謝我親愛的父親及母親,沒有你們無怨無悔的付出,就不會有今天的我,感謝你們 多年的不求回報地辛苦養育,接下來就換我來孝順你們了。感謝你們一直支持我,做我的 後盾,讓我可以專心完成我的學業。最後,你們的態度及智慧就像是人生的寶藏,給了我 許多引導和啟發,使我終身受用。 . a a a hill filters.

 感謝家楹(妮妮),從認識到現在也快六年了,這期間經歷了不少喜怒哀樂,但也是互 相體諒扶持走了過來。謝謝你陪我渡過了這兩年的碩士生涯,當我在心情低落的時候,妳 除了聽我的抱怨,也給予我最溫暖的支持與鼓勵,讓我有堅持下去的動力。

 當然也要感謝學長們兩年來的照顧。謝謝丸子,費心的建置實驗室裡的工作站及電腦 設備,讓我在一個優良的環境下設計晶片,也謝謝你對於我們生活上的照顧;謝謝仁乾, 在我有疑問的時後都會熱心指導我;謝謝盈杰,謝謝你陪我打球,當我的心靈老師,舒緩 了研究上的壓力,還要感謝煜輝、楙軒、宗諭、智琦、小冠、匡良、順閔等諸位學長的細 心指導。

 感謝我的同學及學弟們:小潘潘、議賢,有你們兩個在,生活就不會無聊,我會懷念 一起打嘴砲的歡樂時光的,忠傑、教主、方董,918 慢跑隊的成員,在一起跑步的優閒時 光就好像在昨天一樣,祥哥、Snoopy、村鑫、存遠、皇如、雅婷、子俞、碩廷、孔哥、阿 伯、挺毅、季慧,每位都在生活和課業上給了我許多的照顧及幫助,大家的友誼豐富了我 在918的生活,留下令人難忘的美好回憶。當然,還有助理雅雯、俊秀、上容,感謝妳們 對於我們的照顧及幫忙。

> 馬英豪  $2007 \cdot 9 \cdot 30$

# **List of Contents**





# **List of Tables**





# **List of Figures**







## **Chapter 1**

# **Introduction**



### **1.1 Introduction**

High-density very large scale integration (VLSI) systems use deep submicron (DSM) technology in recent years. With technology scaling, more and more functional blocks are integrated on a chip. The number of transistors per chip is expected to reach one billion by current technologies. The bandwidth and the length of the long global interconnects also increase.

A simplified system-on-a-chip (SOC) is show in Figure 1.1. When the circuits continue to be scaled rapidly past the 180-nm technology node, the chip performance of these ICs are dominated by the global interconnects. The affected performances are as follows. First, the gate delay and the local interconnect delay decrease rapidly with technology advancement. But the global interconnect delay increases for the long interconnect. Therefore, the global interconnect delay is critical. It is an important metric to optimize the global interconnects. Second, the number of bits per second is another performance for the global interconnects. It is as important as the global interconnect delay for high-performance systems.



Figure 1.1 Basic system-on-a-chip

### **1.2 Motivation**

In SOC, the function of the global interconnects is used to link a large number of modules. The length of interconnects are not exactly the same. In Figure 1.2, the same transmitters and receivers transmit the data for the different interconnect length. It has high hardware overhead and medium design complexity. Furthermore, in Figure 1.3, the adaptable transmitters and receivers are used to transmit the data for the different length. It has low hardware overhead and high design complexity. Besides the design complexity, to composite the previous two methods, we observe that these methods have the defect of high power consumption and overall chip area.



Figure 1.2 High hardware overhead, Medium design complexity



Figure 1.3 Low hardware overhead, High design complexity

**AMARIA** 

We compose the previous two methods. In Figure 1.4, we use the repeater insertion to transmit the data for the different interconnect length. The features of the repeater insertion include: simple circuit design, low power consumption, small area overhead, applicable to multi-channel communication. The signal is transmitted on full swing style on on-chip interconnect. Such that, the global interconnects can be optimized by repeater insertion.



Figure 1.4 Low hardware overhead, Low design complexity

### **1.3 Thesis organization**

This thesis comprises five chapters summarized as below:

Chapter 1 reviews the performances of high-speed link impacted by the various technology. The different methods are discussed to transmit data on the global interconnects. Then we present the motivation to optimize the global interconnects by repeater insertion.

In Chapter 2, we introduce the different optimization methods for global interconnects. The different optimizations include two methods. One is to optimize the delay. Another is to optimize the power. Besides, we also discuss their performances aspects. **ANALLY** 

In Chapter 3, we develop a novel optimization to improve the performance for overall chip. This chapter describes the fundamental methodology, design considerations, and optimal design flows. It shows how to decide the width, spacing, length, bandwidth, and repeater size.

Chapter 4 shows the global interconnects circuit design and implementation. It contains the implementation of the global interconnects circuit which include 10mm interconnect and pseudo random binary sequence (PRBS) generator. The post layout-simulation results, overall chip layout, specification, comparison, and measurement consideration are also shown in this chapter.

Finally, Chapter 5 concludes this thesis and discusses the future development.

4

## **Chapter 2**

## **Background Study**



### **2.1 Elmore Delay**

The ON transistors are considered as resistors. A chain of transistors is represented as a *RC* ladder. It is shown in Figure 2.1. The Elmore delay model [1] estimates the delay of an *RC* ladder as the sum over each node in the ladder of the resistance  $R_{n-i}$  between that node and a supply multiplied by the capacitance on the node :

$$
t_{pd} = \sum_{i} R_{n-i} C_i = \sum_{i=1}^{N} C_i \sum_{j=i}^{i} R_j
$$
 (2.1)  

$$
V_{in}(t) \underbrace{\left(\begin{matrix} \mathbf{R}_1 & \mathbf{R}_2 & \mathbf{R}_3 \\ \mathbf{W} & \mathbf{W} & \mathbf{W} \end{matrix}\right)}_{\mathbf{W}_{in}(t)} \underbrace{\mathbf{R}_N}_{\mathbf{W}_{in}(t)} \underbrace{\mathbf{R}_N}_{\mathbf{W}_{in}(t)} \underbrace{\mathbf{R}_N}_{\mathbf{W}_{in}(t)}.
$$



5

### **2.2 Effective Resistance**

According to the Elmore delay model, a gate with effective resistance *R* and capacitance has a propagation delay of *RC* . A wire with distributed resistance *R* and capacitance *C* treated as a single  $\pi$ -segment has propagation delay of  $RC/2$ . We review the properties of RC circuits. The lumped RC circuit in Figure 2.2(a) has a unit step response of

$$
V_{out}(t) = 1 - e^{\frac{-t}{R'C}}.
$$
 (2.2)

The propagation delay of this circuit is obtained by solving for  $t_{pd}$  when  $V_{out}(t_{nd}) = 0.5$ :



Figure 2.2 (a) Lumped RC model (b) distributed RC model

The distributed RC circuit in Figure 2.2(b) has no closed form time domain response. The capacitance is distributed along the circuit rather than all being at the end. We expect the capacitance to be charged on average through about half the resistance and the propagation delay is about half as great. It is shown in Figure 2.3. A numerical analysis finds that the propagation delay is  $0.38R'C$ .



Figure 2.3 Lumped and distributed RC circuit response

To reconcile the Elmore model with the true results for a logic gate, we recall that logic gates have complex nonlinear I-V characteristics and are approximated to have an effective resistance. If we characterize that effective resistance as  $R = R \ln 2$ , the propagation delay really becomes the product of the effective resistance and capacitance:  $t_{pd} = RC$ . We will calculate this effective resistance by simulating the delay of a gate driving a capacitance load and measuring the propagation delay.

For the distributed circuits, we observe that

$$
0.38R^{'}C \approx \frac{1}{2}R^{'}C\ln 2 = \frac{1}{2}RC.
$$
 (2.4)

Therefore, the Elmore delay model describes distributed delay well if we use an effective wire resistance equal to 69% of that computed with (2.5).

$$
R = R_{\text{o}} \frac{l}{w} \,. \tag{2.5}
$$

This is somewhat inconvenient. The effective resistance is further complicated by the effect of nonzero rise time on propagation delay. When the input is a slow ramp, the propagation delay depends on the rise time of the input and approaches *RC* for lumped models and *RC* / 2 for distributed models.

In summary, it is a reasonable practice to estimate propagation delay of gates using the Elmore delay model as *RC* where *R* is the effective resistance of the gate. Similarly, we can estimate the flight time along a wire as  $RC/2$  where *R* is the true resistance of the wire. It is important to use good transistor models and appropriate input slopes to obtain more accurate results.

### **2.3 Crosstalk Effect**

In deep sub-micron technology, the signal over long interconnect is a dominant issue in the chip design with the current technology. With the device sizes getting smaller and smaller and many circuits are built in a chip, the global interconnects are spaced closer and closer together. The signal rise and fall times go into the nano second region, and the effect of coupling is more observable between interconnects.

The result of crosstalk has implications on the data throughput and on signal integrity. In closely coupled interconnects such as in the long parallel interconnects, the affections of crosstalk include the speeded up signal or the considerable additional delay. The other different impacts are shown in Figure 2.4 [2].





Figure 2.4 Crosstalk effects (a) additional delay (b) speedup (c) glitch (d) oscillation

### **2.4 Optimization for Minimum Delay**

In general interconnect design, the repeater are optimally sized to minimize the interconnect delay. But these optimally sized repeaters are very large [3] (450 times the minimum sized inverter available in the correct technology for the global interconnects) and also dissipate a significant amount of power. The total power dissipation by such repeaters in high-performance designs is very high.

However, as shown in Figure 2.5, the interconnect delay is actually very low with respect to both the repeater size and interconnect length close to the minimum value [4].



Figure 2.5 Normalized delay per unit length as a function of repeater size and interconnect length

For the basic repeater model, it is shown in Figure 2.6. To obtain the optimal repeater size and the optimal interconnect length, we use the time constant of the repeater from Chapter 3. The delay per unit length of the repeater is given by

$$
\frac{\tau}{l} = \frac{r_s}{l} (c_g + c_d) + \frac{r_s}{S} \times c_w + r_w \times c_g S + \frac{l}{2} c_w r_w l^2.
$$
 (2.6)

9

Therefore, the delay per unit length is optimized when

$$
l_{opt} = \sqrt{\frac{2r_s(c_g + c_d)}{r_w c_w}}
$$
 (2.7)

$$
S_{opt} = \sqrt{\frac{r_s c_w}{r_w c_g}}.
$$
\n(2.8)

Furthermore, the optimal delay per unit length is given by

$$
\left(\frac{\tau}{l}\right)_{opt} = 2\sqrt{r_s c_g r_w c_w} \left(1 + \sqrt{\frac{l}{2} \left(1 + \frac{c_d}{c_g}\right)}\right).
$$
\n(2.9)



Figure 2.6 Basic repeater model

In a word, for the general interconnect design, we always find the optimal repeater size and the optimal interconnect length to minimize the interconnect delay.

**X 1896** 

### **2.5 Optimization for Power Dissipation**

Because all global interconnects are not the critical path, a small delay penalty can be tolerated on these non-critical interconnects. There exists a potential for large power savings by using the smaller repeaters and the larger interconnect lengths.

 In the optimization for power consumption, the methodology is to estimate the repeater size and interconnect length which minimize the global interconnects power consumption for a given delay penalty. According to Figure 2.5, we fix a interconnect delay and obtain Figure 2.7. Figure 2.7 shows that we can use the optimal repeater size and the optimal interconnect length to obtain the optimal interconnect power for a given interconnect delay.

The total optimal power is composed of a lot of repeater power. Noteworthily,

the total repeater power is not only the switching power, it also includes short-circuit power and leakage power. These powers are discussed particularly in Chapter 3.



Figure 2.7 Normalized power per unit length as a function of repeater size and interconnect length

The total repeater power is discussed in Chapter 3. The expression is

$$
P_{repeated} = P_{switching} + P_{short-circuit} + P_{leakage}
$$
  
=  $k_1 \times [(c_d \times S + c_g \times S) + c_w \times I] + k_2 \times S \times t_r + k_3 \times S$  (2.10)

Where

$$
k_{I} = V_{DD}^{2} \times f_{clk}
$$
  
\n
$$
k_{2} = \frac{\beta}{I2} (V_{DD} - 2V_{t})^{3} \times f_{clk} = \mu_{n} c_{ox} \times (\frac{W}{L})_{min} \times \frac{1}{I2} (V_{DD} - 2V_{t})^{3} \times f_{clk}. \quad (2.11)
$$
  
\n
$$
k_{3} = \frac{I}{2} \times V_{DD} \times (W_{n_{min}} I_{eff_{n}} + W_{p_{min}} I_{off_{p}})
$$

Therefore, for a given interconnect delay  $f$ , the repeater power is rewritten as

$$
P_{repeater} = k_1 \times [(c_d \times S + c_g \times S) + c_w \times l] + k_2 \times S \times (1 + f)(\frac{\tau}{l})_{opt} \times l + k_3 \times S \tag{2.12}
$$

Then, the repeater power per unit length is given by

$$
\frac{P_{repeater}}{l} = k_1 \times \left[ \frac{S}{l} (c_d + c_g) + c_w \right] + k_2 \times S + k_3 \times \frac{S}{l} \,. \tag{2.13}
$$

Where

$$
k_2 = k_2 \times (1 + f)(\frac{\tau}{l})_{opt}
$$
 (2.14)

We set the derivative of this with respect to *S* and *l* to zero. This equation is solved by using Newton-Raphson. Therefore, we can obtain the optimal repeater size and the optimal interconnect length to minimize the interconnect power consumption.

## **2.6 Summary**

In this chapter, we discuss three effects of interconnect and two different optimizations for the global interconnects. These effects are considered to enhance our analysis in Chapter 3 and Chapter 4. Furthermore, according to two different optimizations, we improve them and propose a novel optimization to the global interconnects.



# **Chapter 3**

# **Global Interconnects Circuit Design**



# **3.1 Global Interconnects**

The optimal repeater insertion is a good method to reduce power consumption and chip area. In Chapter 2, we have described various methodologies to optimize global interconnects. However, the methods are not enough to improve the performance completely. In this chapter, we introduce a novel methodology to optimize power and area effectively.

### **3.2 Model Parameter**

Before the optimization, we must acquire process parameters which affect the optimization. The technology parameters and equivalent circuit parameters are shown in Table 3.1. These parameters are obtained from the TSMC database and the

International Technology Roadmap for Semiconductors (ITRS) database. Where *t* is the interconnect thickness,  $\varepsilon_r$  is the dielectric constant,  $\rho$  is the metal resistivity, and  $V_{DD}$  is the power supply voltage.

Table 3.1 also includes the input capacitance  $c_g$ , the output capacitance  $c_d$ , and output resistance  $r<sub>s</sub>$  for a minimum sized inverter.

Tech. Node (nm)	180	130	90	65	45
$t$ (nm)	1000	670	482	319	236
$\varepsilon_r$	3.75	3.3	2.8	2.5	2.1
$\rho (10^{-8} \Omega \cdot m)$	2.2	2.2	2.2	2.2	2.2
$c_a(fF/\mu m^2)$	0.039	0.053	0.065	0.057	0.072
$c_f(fF/\mu m)$	0.05	0.07	0.058	0.065	0.052
$c_c(fF)$	0.09	0.046	0.029	0.015	0.01
$r_s(k\Omega)$	8	9.5	10	15.8	12.5
$c_g(fF)$	1.9	1.33	1.1	1.03	0.9
$c_d(fF)$	4.8	3.32	2.04	1.22	0.6
$I_{\text{offn}}(\mu A/\mu m)$	0.2	$\overline{2}$	3.56	20	35.5
$V_{DD}(V)$	1.8	1.2	1	0.7	0.6

Table 3.1 Technology and equivalent circuit parameters

## **3.3 Model of Global Interconnects**

#### **Repeater Model**

We use repeaters to relay the signal in the interconnect. The repeater model is presented in Figure 3.1. It consists of two minimum sized inverter and a segment of a metal wire. The repeater has an input capacitance of  $c_g$ , an output capacitance of  $c_d$ , and an output resistance of  $r<sub>s</sub>$ . Therefore, for a repeater of size  $S$ , the total input capacitance is  $C_g = S \times c_g$ , the total output capacitance is  $C_d = S \times c_d$ , and the total output resistance is  $R_r = r_s / S$ .

The interconnect is modeled as a distributed *RC* line. It contains the resistance per unit length  $r_w$  and capacitance per unit length  $c_w$ . For an interconnect with length *l*, the total resistance is  $R_w = l \times r_w$ , and the total capacitance is  $C_w = l \times c_w$ .



Figure 3.1 Repeater RC model

#### **On-chip Interconnect Model**

The cross section of global interconnects is shown in Figure 3.2, where *W* is the width. *SP* is the spacing. *T* is the thickness.  $c_a$  is the parallel plate capacitance to the top and bottom layers of metals and is proportional to interconnect width.  $c_f$  is the fringing capacitance.  $c_c$  is the coupling capacitance between the neighboring interconnects and is inversely proportional to the interconnect spacing. The interconnect resistance per unit length is  $r_w = \rho/Wt$ , where  $\rho$  is the metal resistivity.



Figure 3.2 Cross section of global interconnects

According to TSMC 0.18 $\mu$ m technology, we can obtain  $c_a$ ,  $c_f$ , and  $c_c$ respectively. The interconnect capacitance per unit length  $c_w$  is

$$
c_w = c_a \times W + c_f + \frac{c_c}{SP}.
$$
\n(3.1)

Furthermore, we can use MATLAB to plot the 3D graph for  $c_w$  as shown in Figure 3.3.



Figure 3.3 Extracted capacitance  $c_w$  as a function of width and spacing for 180nm technology

### **3.4 Performance of Global Interconnects**

#### **Time Constant**

After we obtain  $C_g$ ,  $C_d$ ,  $R_u$ ,  $C_w$ , and  $R_w$  from Section 3.3, the time  $\tau$ constant of the repeater model is [3]

$$
\tau = \frac{r_s}{S} (c_g S + c_d S) + \frac{r_s}{S} \times c_w l + r_w l \times c_g S + \frac{l}{2} c_w r_w l^2.
$$
 (3.2)

#### **Bandwidth**

The data transmitted in a single interconnect with bandwidth of  $BW_{single}$  is inversely proportional to the time constant. To acquire the voltage swing from 5% of  $V_{DD}$  to 95% of  $V_{DD}$ , the bandwidth of a single interconnect *BW<sub>single</sub>* is defined as

$$
BW_{single} = \frac{1}{\tau \times 3.32} = \frac{1}{\left(\frac{r_s}{S}(c_g S + c_d S) + \frac{r_s}{S} \times c_w I + r_w I \times c_g S + \frac{1}{2}c_w r_w I^2\right) \times 3.32}.
$$
 (3.3)

The global interconnects with repeater insertion is shown in Figure 3.4, where *L* is the total interconnect length. The global interconnects which link many blocks of a SOC usually consist of a large number *(n)* of the parallel interconnects, and the total bandwidth  $BW_{total}$  is EFRIN

$$
BW_{total} = n \times BW_{single} = n \times \frac{1}{\tau \times 3.32}
$$
 (3.4)



**THEFT** 

Figure 3.4 Global interconnects with repeater insertion

#### **Power**

With technology scaling, the total power consumption is not only the switching power. The leakage power increases rapidly and the short-circuit power has also been shown to be a significant fraction (up to 15%) of the total power consumption for low-power and high-speed designs [4]. The three components of the total power are

analyzed as follows.

#### **Switching power mode**

The switching power of the repeater is shown in Figure 3.5. The switching power occurs when current in the repeater charge or discharge  $C_g$ ,  $C_w$ , and  $C_d$ . The expression of switching power is

$$
P_{switching} = [(c_d \times S + c_g \times S) + c_w \times l] \times V_{DD}^2 \times f_{clk}
$$
  
=  $(C_d + C_g + C_w) \times V_{DD}^2 \times f_{clk}$  (3.5)

Where  $V_{DD}$  is power supply,  $f_{ck}$  is clock frequency,  $C_w$  is the wire capacitance,  $C_g$  is the input capacitance, and  $C_d$  is the output capacitance.



#### **Short-circuit power mode**

The short-circuit power of the repeater is shown in Figure 3.6(a). The short-circuit power occurs during the transition from either high-to-low or low-to-high. Both NMOS and PMOS transistors are on for a short period of time, and there is a current drawn from  $V_{DD}$  through the two transistors to the ground [5]. The input and output voltage and current waveforms are shown in Figure 3.6(b). We denote  $t_r$  the time for the input to rise from  $V_{m}$  to  $V_{DD} - V_{p}$ . The short-circuit current waveform is approximated by a triangular wave [4]. The expression of short-circuit power is

$$
P_{short-circuit} = 2 \times \left[ \frac{1}{T} \int_{t_1}^{t_2} I(t)dt + \frac{1}{T} \int_{t_2}^{t_3} I(t)dt \right] \times V_{DD} = \frac{4}{T} \int_{t_1}^{t_2} \frac{\beta}{2} (V_{in}(t) - V_{t})^2 dt
$$
  
=  $\frac{\beta}{12} (V_{DD} - 2V_{t})^3 \frac{t_r}{t_p} = \frac{\beta}{12} (V_{DD} - 2V_{t})^3 \times t_r \times f_{clk}$  (3.6)



Figure 3.6 Voltage and current waveforms of a CMOS inverter

#### **Leakage power mode**

For a long interconnect, we assume that there are half ones and half zeros. When inverter has an input of one, the NMOS transistor is turned ON. The leakage current is determined by the PMOS transistor. When inverter has an input of zero, the PMOS transistor is turned ON. The leakage current is determined by the NMOS transistor. The expression of leakage power is

a Allilia a

$$
P_{leakage} = V_{DD}I_{leakage} = 0.5 \times V_{DD}(W_n I_{off_n} + W_p I_{off_p})
$$
  
= 0.5 \times V\_{DD}(W\_{n\_{min}} I\_{off\_n} + W\_{p\_{min}} I\_{off\_p}) \times S (3.7)

 $I_{\text{leakage}}$  is the leakage current flowing through the repeater.  $I_{\text{offn}}$   $(I_{\text{offp}})$  is the leakage current per unit NMOS (PMOS) transistor width.  $W_n$  ( $W_p$ ) is the width of the NMOS (PMOS).  $W_{min}$  ( $W_{pmin}$ ) is the width of the NMOS (PMOS) transistor in minimum sized inverter.

These three types of power constitute the power dissipation in one stage.

$$
P_{repeater} = P_{switching} + P_{short-circuit} + P_{leakage} \,. \tag{3.8}
$$

The total power for the global interconnects with repeater insertion is shown in Figure 3.4. In order to analyze the total power simply, we consider merely about  $P_{switching}$  that is up to 85% of total power. The expression of total power  $P_{total}$  is

$$
f = \frac{bw}{2},\tag{3.9}
$$

$$
C = (c_w \times l) \times \frac{L}{l} + (c_g \times S + c_d \times S) \times \frac{L}{l},
$$
\n(3.10)

$$
P_{\text{single}} = f \times C \times V_{dd}^2 = f \times [(c_w \times l) \times \frac{L}{l} + (c_g \times S + c_d \times S) \times \frac{L}{l}] \times V_{dd}^2, \quad (3.11)
$$

$$
P_{total} = n \times (f \times C \times V_{dd}^{2}) = n \times f \times energy = \frac{1}{2} \times BW_{total} \times p_{1}
$$
  
=  $\frac{1}{2} \times BW_{total} \times [c_{w} \times L + (c_{g} \times S + c_{d} \times S) \times \frac{L}{l}] \times V_{dd}^{2}$  (3.12)

Where  $f$  is the frequency of the transmitted data,  $C$  is the total capacitance



#### **Area**

The area of a single interconnect  $A_{single}$  is shown in Figure 3.7. After we obtain the width and spacing of the interconnect, the area of a single interconnect *Asingle* is

$$
A_{single} = (W + SP) \times l \times \frac{L}{l} \,. \tag{3.13}
$$

We implement the overall chip in Figure 3.4 and put the repeaters under the global interconnects. Therefore, we only consider the area of the global interconnects. The expression of total area  $A_{total}$  is

$$
A_{\text{total}} = n \times (W + SP) \times l \times \frac{L}{l} = \frac{BW_{\text{total}}}{bw} \times (W + SP) \times L \,. \tag{3.14}
$$



Figure 3.7 Area of a single interconnect with repeater insertion

#### **Summary of Performance**

According to the previous discussion, we observe that the bandwidth, power, and area of a single interconnect are affected by the interconnect width and spacing. Furthermore,  $BW_{total}$ ,  $P_{total}$ , and  $A_{total}$  are proportional to  $BW_{single}$ ,  $P_{single}$ , and  $A_{single}$  respectively. Therefore, we use MATLAB to plot 3D graph for  $BW_{total}$ ,  $P_{total}$ , and *A<sub>total</sub>* as function of width and spacing. These 3D graph are shown in Figure 3.8, Figure 3.9, and Figure 3.10 respectively.





Figure 3.8 MATLAB simulation for power vs. width and spacing



Figure 3.9 MATLAB simulation for bandwidth vs. width and spacing



Figure 3.10 MATLAB simulation for area vs. width and spacing

### **3.5 Figure of Merit for Optimization**

The aim of global interconnects design is to obtain large bandwidth, small global interconnects area, and low power consumption simultaneously. According to the summary of performance discussed in Section 3.4, the large bandwidth *BW*<sub>single</sub>

requires small interconnect width and spacing. But the low power consumption  $P_{single}$ and the small interconnect area *Asingle* require large interconnect width and spacing.

The global interconnects width and spacing affect the overall chip performance such as the bandwidth, the power consumption, and the interconnect area. The tradeoff between the bandwidth, the power, and the area is needed. Therefore, the figure of merit FOM is used for the global interconnects. It considers for the bandwidth, power consumption, and area simultaneously. The expression of FOM is

$$
FOM = \frac{BW_{total}}{P_{total} \times A_{total}}.
$$
\n(3.15)

The proposed novel methodology is to optimize the global interconnects and obtain the maximal FOM simultaneously for the various technologies. The proposed methodology considers three parts for the global interconnects, 1) the optimal interconnect width and spacing, 2) the optimal repeater size and interconnect length, 3) the optimal interconnect bandwidth.

1896

#### **Optimal Global Interconnects Width and Spacing**

The previous equation is determined by the various interconnect width and spacing. The optimal interconnect width and spacing are not calculated. In this section, we use (3.11) and (3.13) to obtain the product of power and area for a single interconnect. The expression is

$$
P_{single} \times A_{single} = \{f \times [c_w \times L + (c_g \times S + c_d \times S) \times \frac{L}{l} J \times V_{dd}^2\} \times [(W + SP) \times L] \tag{3.16}
$$

#### **Minimum power mode**

The minimum power for the single interconnect is while the interconnect spacing is to tend towards infinite. When the spacing increases, the capacitance reduces. We define the infinite interconnect spacing as when the parallel plate capacitance is 10

times the coupling capacitance. Therefore, we substitute the minimum interconnect width to (3.16).

$$
c_a \times W \ge 10 \times \frac{c_c}{SP} \,. \tag{3.17}
$$

$$
SP \ge \frac{10c_c}{c_a \times W} \,. \tag{3.18}
$$

#### **Minimum area mode**

Minimum area for the single interconnect is while the interconnect width and spacing are the smallest.

#### **Minimum product of power and area mode**

We can increase the interconnect spacing to reduce the power of the single interconnect. But, it also increases the area. Therefore, the minimum product of power and area mode is an important issue for the whole performance. In this section, we *MITTLES* simplify (3.16) to

$$
P_{single} \times A_{single} \propto K \times [c_w \times (W + SP)] \tag{3.19}
$$

$$
K = f \times L \times V_{DD}^2. \tag{3.20}
$$

To achieve the minimum product of power and area mode, the interconnect width must be minimum. On this premise, the optimal interconnect spacing is calculated by setting the derivative of  $P_{\text{single}} \times A_{\text{single}}$  on *SP* to be zero.

$$
\frac{\partial (P_{single} \times A_{single})}{\partial SP} = 0
$$
\n(3.21)

We solve  $(3.21)$  and the optimal interconnect spacing is

$$
SP_{opt} = \sqrt{\frac{c_c \times W}{c_a \times W + c_f}}.
$$
\n(3.22)

Use (3.16) and the technology parameter of TSMC 0.18μm, we can use MATLAB to plot 2D graph in Figure 3.11 for  $P_{single} \times A_{single}$  versus to the various spacing.



#### **Optimal Repeater Size and Optimal Interconnect Length**

After we obtain the optimal interconnect width and spacing, we substitute (3.4),(3.12), and (3.14) to (3.15). The FOM is written as

$$
FOM = \frac{BW_{total}}{P_{total} \times A_{total}} = \frac{BW_{total}}{(\frac{1}{2} \times BW_{total} \times energy) \times [\frac{BW_{total}}{bw} \times (W + SP) \times L]}
$$
  
= 
$$
\frac{2}{3.32 \times BW_{total} \times V_{dd}^{2} \times L \times (W + SP)} \times \frac{1}{\tau \times c}
$$
 (3.23)  

$$
\propto K \times \frac{1}{\tau \times c}
$$

We observe that the FOM is inversely proportional to the product of time constant and capacitance  $\tau \times c$ . The expression is

$$
\tau \times c = \left(\frac{r_s}{S}(c_g S + c_d S) + \frac{r_s}{S} \times c_w l + r_w l \times c_g S + \frac{l}{2}c_w r_w l^2\right) \times \left(c_w + (c_g + c_d) \times \frac{l}{l}\right)
$$
(3.24)

The optimal repeater size is obtained by setting the derivative of  $\tau \times c$  on *S* to be zero.

$$
\frac{\partial \tau \times c}{\partial S} = 0 \tag{3.25}
$$

We solve  $(3.25)$  and the optimal repeater size is

$$
S_{opt} = \sqrt{\frac{r_s c_w}{r_w c_g}}.
$$
\n(3.26)

We substitute (3.3), (3.26), and the optimal interconnect width and spacing to HSPICE. The simulations are shown in Figure 3.12 and Figure 3.13. The Figure 3.12 expresses that the interconnect bandwidth is versus to the interconnect length. Figure 3.13 expresses that the interconnect bandwidth per energy is versus to the interconnect length.



Figure 3.12 Variation of bandwidth with number of repeaters



Figure 3.13 Variation of bandwidth per energy with number of repeaters

The optimal interconnect length is obtained by setting the derivative of  $\tau \times c$  on *l* to be zero.

$$
\frac{\partial \tau \times c}{\partial l} = 0 \tag{3.27}
$$

We solve  $(3.27)$  and the optimal repeater size is

$$
l_{opt} = \sqrt{\frac{0.7r_s c_g}{r_w c_w}}.
$$
\n(3.28)

Therefore, we substitute (3.3), (3.26), (3.28), and the optimal interconnect width and spacing to HSPICE again. The simulation is shown in Figure 3.14. We obtain the maximum value of interconnect bandwidth per energy. Therefore, we claim that the interconnect circuit is optimized.



Figure 3.14 Variation of bandwidth per energy with number of repeaters

#### **Optimal Interconnect Bandwidth**

After we obtain the optimal interconnect width and spacing, the optimal repeater size, and the optimal interconnect length, we substitute them to (3.3) and obtain the optimal interconnect bandwidth. The expression of the optimal interconnect bandwidth is

$$
BW_{opt} = \frac{1}{\tau \times 3.32} = \frac{1}{(3r_s c_g + r_s c_d) \times 3.32}.
$$
 (3.29)

## **3.6 Optimization Flow**

The optimization flow for the global interconnects is shown in Figure 3.12. It includes three methods, 1) the optimization for the minimum product of power and area mode, 2) the optimization for the minimum area mode, 3) the optimization for the minimal power mode.



Figure 3.15 Optimization flow for global interconnects

## **3.7 Optimal Design Parameter**

According to optimization flow, we optimize the minimum product of power and area to obtain the maximum FOM. Table 3.2 shows the optimal design expression of the global interconnects.

Parameter	Optimal design		
Interconnect Space $(W_{opt})$	Minimum Width		
Interconnect Space $(SP_{opt})$	$SP_{opt} = \sqrt{\frac{c_c \times W}{c_a \times W + c_c}}$		
Repeater Size $(S_{opt})$	$S_{opt} = \sqrt{\frac{r_s c_w}{r_c c_s}}$		
Interconnect length $(l_{opt})$	$l_{opt} = \sqrt{\frac{0.7r_s c_g}{r_c}}$		
Interconnect bandwidth $(BW_{opt})$	$BW_{opt} = \frac{1}{(3r_s c_g + r_s c_d) \times 3.32}$		

Table 3.2 Optimal design expression

We substitute the model parameter to the previous equation and calculate the optimal design parameters are shown in Table 3.3.

Supply voltage - repeaters	1.8V, 13 repeaters/cm		
Interconnect dimensions	$W = 0.28 \mu m$ , $SP = 0.64 \mu m$		
Repeater dimensions	$W_n = 9.9 \mu m$ , $W_p = 35.2 \mu m$		
Bandwidth	3Gbps		
Total power	9.2mW		
Total area	$9200 \mu m^2$		

Table 3.3 Optimal design value

## **3.8 Summary**

In this chapter, we improve the optimization for the global interconnects. The optimal design flow is proposed. We optimize the interconnect width and spacing, the repeater size and interconnect length, and the interconnect bandwidth. Finally, according to the optimal design parameter, we claim that the interconnect circuit is optimized.



# **Chapter 4**

# **Global Interconnects Circuit Implementation**



### **4.1 Single Interconnect Structure**

Figure 4.1 is the typical single interconnect. According to the optimal design value, the data rate is 3Gbps and the interconnect length *L* is 10000μm. Figure 4.2 shows the pre-simulation results of the last repeater output. Table 4.1 shows the total power consumption and jitter of the single interconnect.



Figure 4.1 Single interconnect with the optimal design





Figure 4.2 Corners of the single interconnect



Table 4.1 Power and jitter of the single interconnects

## **4.2 Global Interconnects Structure**

#### **Typical global interconnects implementation**

Figure 4.3 is the typical layout of unidirectional global interconnects. Figure 4.4 shows the coupling effect of crosstalk by considering a simple case of three parallel lines with the optimal repeaters as drivers. In general, the length capacitor is inversely proportional to the interconnect spacing and proportional to the interconnect length that runs in parallel model. The cross coupling capacitor  $C_c$  is in the horizontal spacing between the global interconnects.



Figure 4.4 Geometrical RC model of the parallel interconnect

#### **On-chip global interconnects implementation**

To reduce the impact of capacitive coupling noise, we use the interleaved repeaters for the global interconnects which is described in [11]. The layout structure is shown in Figure 4.5.

This approach uses the offset repeaters in a bus-like structure to minimize the impact of coupling capacitance on delay and crosstalk noise. If the repeaters are offset so that each gate is placed in the middle of its neighboring gates, the affection is limited to one. This is because potential worst-case simultaneous switching on adjacent wires can be present for only half the impacted line's length. In such condition the other half of the impacted line will consequently experience best-case neighboring switching activity. The Figure 4.6 shows the impact of the interleaved repeaters.



Figure 4.6 Impact of interleaving repeaters

## **4.3 Generation of Random Data**

In order to test the global interconnects independently, we put a data generator to connect the global interconnects. It is difficult to generate completely random binary data because for the randomness to manifest itself. For this reason, it is common to employ a PRBS. It is "pseudo" because it is deterministic and after  $2<sup>n</sup>$ -1 elements it starts to repeat itself. It is the unlike real random sequence.

Due to the data rate operating at gigahertz, we choose the dynamic DFF to setup the PRBS. The dynamic DFF is shown in Figure 4.7. In Figure 4.8, there are twelve resettable dynamic DFFs and an XOR gate to send the result to the input of the first DFF.



Figure 4.7 Resettable dynamic DFF



Figure 4.8 Linear feedback shift registers

A segment of  $2^{12} - 1$  data patterns is generated with twelve registers and an XOR circuit. The property of the PRBS architecture is that it can generate all possible combination patterns except the all zero vector. The probability of transitions from 0 to 1 and 1 to 0 are the same as 50%. It is a simple and regular structure. This technique can be extended to an m-bit system so as to produce a sequence of length  $2^m - 1$ .

Figure 4.9 shows the HSPICE simulation results and Figure 4.10 shows the eye diagrams of PRBS.



Figure 4.9 Timing diagram of PRBS





## **4.4 Output Buffer**

When the data exports to the chip, they are distorted. Because the boning wire and pad cause the resonance of inductance and capacitance. Therefore, output buffer plays an important role to transmit signals. The output data stream usually has large jitter and small amplitude swing. Therefore, the output sensitivity, symmetry, and bandwidth are major concerns.

Figure 4.11 shows the architecture of output buffer. The proposed architecture is all digitized. It operates in fully differential and amplifies the swing of the output signal stage by stage. We use two inverters which connect input to output by each other to make hysteresis. It makes the signal transfer with symmetry and reduces the effect of noise. The inverter connected with a transmission gate has two advantages. First, the inverter which input and output connect together makes the input common-mode at  $0.5V_{\text{DD}}$ . We don't need common-mode feed back circuit. Second, the transmission gate act as resister and it makes the inductive peaking effect.

 Although we reduce the gain, we extend the bandwidth of the inverter. In order to reach the large swing of output, we need more stages to reach it.



Figure 4.11 Architecture of output buffer

# **4.5 Layout and Simulation**

The proposed 10mm optimal global interconnects is implemented by National Chip Implement Center (CIC) in TSMC 0.18μm 1P6M CMOS process. The data rate is 3Gbps per channel. The layout of this chip is shown in Figure 4.12. The core area is  $2.196$  *mm*<sup>2</sup> (700 *um*  $\times$  280 *um* ) and the total area is 0.6144 *mm*<sup>2</sup> (960 *um*  $\times$  640 *um* ). The chip includes a 10mm global interconnects, a PRBS, and an output buffer. The rest area is filled up with decouple capacitors to bypass power noise. The chip will be implemented and send back in January 2008.



Figure 4.12 Layout of 10mm optimal global interconnects

We input 3Gbps PRBS signal to test the 10mm optimal global interconnects. Figure 4.13 and Figure 4.14 show the five corners of the last repeater outputs for the 5mm optimized global interconnects and the 10mm optimized global interconnects respectively. These simulations are all post layout-simulation results.



Figure 4.13 Corners of the global interconnects for 5000μm



Table 4.2 Jitter of the global interconnects for 5000μm



Figure 4.14 Corners of the global interconnects for 10000μm



Table 4.3 Power and jitter of the global interconnects for 10000μm

Besides, we scale down the power supply to 1V. The data rate is down to 2.2Gbps. Figure 4.15 shows the eye diagram of global interconnects. The jitter is 53.9ps and the power consumption is 2.475mW.



Figure 4.15 The eye diagram of global interconnects at 2.2Gbps

 $4111$ 

We also change the temperature condition test the 10mm optimal global interconnects. Figure 4.16 and Figure 4.17 show the affections of temperature variation respectively.



Figure 4.16 Temperature  $= 0$  for the global interconnects



Figure 4.17 Temperature = 100 for the global interconnects

The post layout-simulation summaries are shown in Table 4.2 and Table 4.3 respectively. The best interconnect has at least 0.87 *unit interval* (UI) eye-opening of 333ps period at the end of last repeater output. Table 4.4 shows the summary of the 10mm global interconnects.

<b>Item</b>		Specification		
Process		TSMC 0.18μm 1P6M		
<b>Supply Voltage</b>		1.8V		
Data Rate		3Gbps/channel $\times$ 8		
Link		10mm on chip micro-strip line		
Jitter of received data (pk-to-pk)		41.4ps (0.124UI)		
Repeater chain Layout Area		$700 \mu m \times 280 \mu m$		
Core Layout Area		$960 \mu m \times 640 \mu m$		
	<b>PRBS</b> Generator	4mW		
Power	<b>Repeater Chain</b>	73.6mW(9.2mW $\times$ 8)		
Consumption	Output Buffer	8mW		
	Total	85.6mW		

Table 4.4 Summary of the 10mm global interconnects

### **4.6 Performance Comparison**

The specifications of the global interconnects are shown in Table 4.5. For the performances of the global interconnects, we concern mainly about the bandwidth, the power consumption, the interconnect length, and the area of the global interconnects. These important performances are substituted to (3.15) to calculate FOM.

Besides, for the convenience of comparison at the same level, we scale down the power supply to 1V and obtain 2.475mW power consumption at 2.2Gbps.

Reference	Bandwidth	Process	Supply	Power	Link	Area
JSSC'06[13]	1Gbps	$0.35 \mu m$	2.5V	5.8mW	1.75cm	$0.105$ mm <sup>2</sup>
TVLSI'05[14]	1.47Gbps	$0.18 \mu m$	2V	14.2mW	1 <sub>cm</sub>	$0.005$ mm <sup>2</sup>
ISQED'05[15]	1.66Gbps	$0.18 \mu m$	1 <sup>V</sup>	3.1mW	1 <sub>cm</sub>	$0.006$ mm <sup>2</sup>
JSSC'03[16]	2Gbps	$0.18 \mu m$	1.8V	30mW	2cm	$0.018$ mm <sup>2</sup>
ASSCC'05[18]	2.5Gbps	$0.13 \mu m$	1.2V	4.6mW	0.9cm	$0.0108$ mm <sup>2</sup>
This work	3Gbps	$0.18 \mu m$	1.8V	9.2mW	1 <sub>cm</sub>	$0.0092$ mm <sup>2</sup>
	2.2Gbps	$0.18 \mu m$	1V	2.47mW	1 <sub>cm</sub>	$0.0092$ mm <sup>2</sup>

Table 4.5 Specifications of the global interconnects

The maximum FOM and the minimum power consumption per bit are important targets for the global interconnects. They are shown in Table 4.6. The proposed architecture's FOM is maximum when the power supply is 1.8V. Furthermore, we also scale down the power supply to 1V. The FOM is still better than other cases.

In high-speed link design, the power consumption per bit is usually used to determine the performance. In Table 4.6, we obtain the minimum power consumption per bit when the power supplies are 1V and 1.8V respectively.

*<u>MITTINO</u>* 

Reference	<b>FOM</b>	Power/bit (pJ/bit)
JSSC'06[13]	1.6	5.8
TVLSI'05[14]	20	6.55
ISQED'05[15]	89	1.86
JSSC'03[16]	3.7	8
ASSCC'05[18]	50	1.84
This work	35	3.06
		1.13

Table 4.6 Comparisons of the global interconnects

### **4.7 Measurement Considerations**

The test configuration is shown in Figure 4.15 and we illustrate the purpose of each instrument. Power supply enables this chip. Agilent N4901B Serial BERT provides input up to 3Gbps data rate and the 3GHz differential clock. By a wide-band oscilloscope, we can observe the high-speed performance of the global interconnects. We expect to obtain 3Gbps signal from the output of the last repeater and the eye-opening diagram which is up to 0.85UI.

Besides, we will regulate the power supply voltage to obtain the various optimal bandwidths. The power is measured by Ktythley 2400 Source Meter. According to the bandwidth and the power, we also calculate the FOM of this chip.



Figure 4.15 Measurement setup

## **4.8 Summary**

In this chapter, the 10mm on-chip global interconnects are optimized by the proposed methodology. It is implemented by TSMC 0.18μm 1P6M technology. The data rate is 3Gbps. The power consumption is 9.2mW per interconnect. The power per bit is 3.06 pJ/bit. Besides, our implementation is considered to reduce the crosstalk effect. It increases the accuracy of signal.



# **Chapter 5**

# **Conclusion**



### **5.1 Conclusion**

This thesis presents a novel method to optimize the global interconnects in SOC. According to the paper survey, the global interconnects optimizations are not complete yet. In the proposed optimal methodology, the global interconnects width and spacing, the repeater size and the interconnect length, and the interconnect bandwidth are optimized simultaneously. Furthermore, the minimum product of power and area is optimized, so this optimization maximizes the FOM.

This thesis provides a more complete optimization. Therefore, this thesis achieves the data rate of 3Gbps, the single interconnect power consumption of 9.2mW, and the transmitted distance of 10mm. The power per bit is 3.06 pJ/bit. We also scale down the power supply to 1V. The data rate is 2.2Gbps and the single interconnect power consumption of 2.475mW. The power per bit is 1.125 pJ/bit.

## **5.2 Future Work**

The optimization is established for the global interconnects. The unidirectional interconnect is not a sole choose. For the request of SOC, we modify the optimization slightly. The signal is transmitted and received from any segment of global interconnects. The global interconnects are used more efficiently.



## **Bibliography**

- [1] Neil H. E. Weste and David Harrris, A Circuits and Systems perspective, Third Edition.
- [2] Xiaoliang Bai and Sujit Dey "High-Level Crosstalk Defect Simulation Methodology for System-on-Chip Interconnects'' *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,*  VOL. 23, NO. 9, SEPTEMBER 2004
- [3] H. B. Bakoglu, Circuits, Interconnections and Packaging for VLSI. Addision-Wesley,1990.
- [4] Kaustav Banerjee*, Member, IEEE,* and Amit Mehrotra*, Member, IEEE* "A Power-Optimal Repeater Insertion Methodology for Global Interconnects in Nanometer Designs" *IEEE TRANSACTIONS ON ELECTRON DEVICES*, VOL. 49, NO. 11, NOVEMBER 2002
- [5] Wei Jin, Philip C. H. Chan, *Senior Member, IEEE*, and Mansun Chan, *Member, IEEE* "On the Power Dissipation in Dynamic Threshold Silicon-on-Insulator CMOS Inverter" *IEEE TRANSACTIONS ON ELECTRON DEVICES*, VOL. 45, NO. 8, AUGUST 1998
- [6] Man Lung Mui, Kaustav Banerjee*, Senior Member, IEEE*, and Amit Mehrotra*, Member, IEEE* "A Global Interconnect Optimization Scheme for Nanometer Scale VLSI With Implications for Latency, Bandwidth, and Power Dissipation" *IEEE TRANSACTIONS ON ELECTRON DEVICES*, VOL. 51, NO. 2, FEBRUARY 2004  $u_{\rm H1}$
- [7] K. Banerjee, A. Mehrotra, A. Sangiovanni-Vincentelli, and C. Hu, "On thermal effects in deep submicron VLSI interconnects," *in Proc. Design Automation Conf.*, 1999, pp. 885–891.
- [8] Xiao-Chun Li, Jun-Fa Mao*, Senior Member, IEEE*, Hui-Fen Huang, and Ye Liu "Global Interconnect Width and Spacing Optimization for Latency, Bandwidth and Power Dissipation" *IEEE TRANSACTIONS ON ELECTRON DEVICES*, VOL. 52, NO. 10, OCTOBER 2005
- [9] Min Tang and Jun-Fa Mao "Optimization of Global Interconnects in High Performance VLSI Circuits" *Proceedings of the 19th International Conference on VLSI Design* (VLSID'06)
- [10] HARRY J. M. VEENDRICK "Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits" *IEEE JOURNAL OF SOLID-STATE CIRCUITS*, VOL. SC-19, NO. 4, AUGUST 1984
- [11] A.B. Kahng, S. Muddu and E. Sarto, "Tuning Strategies for Global Interconnects in High-Performance Deep Submicron IC's'' *VLSI Design* 10(1), 1999, pp.21-34
- [12] Dinesh Pamunuwa, Li-Rong Zheng, and Hannu Tenhunen "Maximizing Throughput Over Parallel Wire Structures in the Deep Submicrometer Regime''*IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS,* VOL. 11, NO. 2, APRIL 2003
- [13] Rizwan Bashirullah*, Member, IEEE*, Wentai Liu*, Senior Member, IEEE*, Ralph Cavin III*, Fellow, IEEE*, and Dale Edwards*, Member, IEEE* "A 16 Gb/s Adaptive Bandwidth On-Chip Bus Based on Hybrid Current/Voltage Mode Signaling" *IEEE JOURNAL OF SOLID-STATE CIRCUITS,* VOL. 41, NO. 2, FEBRUARY 2006
- [14] Vinita V. Deodhar and Jeffrey A. Davis, *Member, IEEE* "Optimization of Throughput Performance for Low-Power VLSI Interconnects" *IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS,* VOL. 13, NO. 3, MARCH 2005
- [15] Vinita V. Deodhar and Jeffrey A. Davis "Voltage Scaling, Wire Sizing and Repeater Insertion Design Rules for Wave-Pipelined VLSI Global Interconnect Circuits" *Proceedings of the Sixth International Symposium on Quality Electronic Design* (ISQED'05)
- [16] Richard T. Chang*, Student Member, IEEE*, Niranjan Talwalkar*, Student Member, IEEE*, C. Patrick Yue*, Member, IEEE*, and S. Simon Wong*, Fellow, IEEE* "Near Speed-of-Light Signaling Over On-Chip Electrical Interconnects" *IEEE JOURNAL OF SOLID-STATE CIRCUITS,* VOL. 38, NO. 5, MAY 2003
- [17] Daniël Schinkel*, Student Member, IEEE*, Eisse Mensink*, Student Member, IEEE*, Eric A. M. Klumperink*, Member, IEEE*, Ed (A. J. M.) van Tuijl, and Bram Nauta*, Senior Member, IEEE* "A 3-Gb/s/ch Transceiver for 10-mm Uninterrupted *RC*-Limited Global On-Chip Interconnects" *IEEE JOURNAL OF SOLID-STATE CIRCUITS,* VOL. 41, NO. 1, JANUARY 2006
- [18] Joshua Jaeyoung Kang, Jun Young Park and Michael P Flynn "Global High-Speed Signaling in Nanometer CMOS" *Asian Solid-State Circuits Conference, 2005* , Page(s):393 – 396, Nov. 2005