

References

Chapter 1:


- [1.1] International Technology Roadmap for Semiconductors, 2002.
- [1.2] D.-G. Park, T.-H. Cha, K.-Y. Lim, H.-J. Cho, T.-K. Kim, S.-A. Jang, Y.-S. Suh, V. Misra, I.-S. Yeo, J.-S. Roh, J. W. Park, and H.-K. Yoon, “Robust ternary metal gate electrodes for dual gate CMOS devices,” in *IEDM Tech. Dig.*, 2001, pp. 671–674.
- [1.3] Y. H. Kim, C. H. Lee, T. S. Jeon, W. P. Bai, C. H. Choi, S. J. Lee, L. Xinjian, R. Clarks, D. Roberts, and D. L. Kwong, “High quality CVD TaN gate electrode for sub-100 nm MOS devices,” in *IEDM Tech. Dig.*, 2001, pp. 667–670.
- [1.4] J. H. Lee, H. Zhong, Y.-S. Suh, G. Heuss, J. Gurganus, B. Chen, and V. Misra, “Tunable work function dual metal gate technology for bulk and nonbulk CMOS,” in *IEDM Tech. Dig.*, 2002, pp. 359–362.
- [1.5] C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant, L. Dip, D. Triyoso, R. Hegde, D. Gilmer, R. Garcia, D. Roan, L. Lovejoy, R. Rai, L. Hebert, H. Tseng, B. White, and P. Tobin, “Fermilevel pinning at the polySi/metal oxide interface,” in *Symp. VLSI Tech.Dig.*, 2003, pp. 9–10.
- [1.6] H. Y. Yu, Chi Ren, Yee-Chia Yeo, J. F. Kang, X. P. Wang, H. H. H. Ma,

Ming-Fu Li, D. S. H. Chan, and D.-L. Kwong, “Fermi Pinning-Induced Thermal Instability of Metal-Gate Work Functions,” *IEEE Electron Device Lett.*, vol. 25, no.5, pp.337-339, 2004.

- [1.7] C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant, L. Dip, D. Triyoso, R. Hegde, D. Gilmer, R. Garcia, D. Roan, L. Lovejoy, R. Rai, L. Hebert, H. Tseng, S. B. White, and P. Tobin, “Fermi-level pinning at the poly-Si–Metal oxide interface,” in *Symp. VLSI Tech. Dig.*, 2003, pp. 9–10.
- [1.8] S. Pidin, Y. Morisaki, Y. Sugita, T. Aiyama, K. Irino, T. Nakamura, and T. Sugii, “Low standby power CMOS with HfO gate oxide for 100-nm generation,” in *Symp. VLSI Tech. Dig.*, 2002, pp. 28–29.
- [1.9] Y. Morisaki, T. Aoyama, Y. Sugita, K. Irino, T. Sugii, and T. Nakamura, “Ultrathin ($T_{effinv} = 1.7$ nm) poly-Si-gated SiN/HfO₂/SiON high- κ stack dielectrics with high thermal stability (1050 C),” in *IEDM Tech. Dig.*, 2002, pp. 861–864.
- [1.10] E. P. Gusev, D. A. Buchanan, E. Cartier, A. Kumar, D. DiMaria, S. Guha, A. Callegari, S. Zafar, P. C. Jamison, D. A. Neumayer, M. Copel, M. A. Gribelyuk, H. Okorn-Schmidt, C. D’Emic, P. A. Mocuta, and A. Ajmera, “Ultrathin high-_ gate stacks for advanced CMOS devices,” in *IEDM Tech. Dig.*, 2001, pp. 20.1.1–20.1.4.

- [1.11] Y. Kim, G. Gebara, M. Freiler, J. Barnett, D. Rieley, J. Chen, K. Torres, J. Lim, B. Foran, F. Shaapur, A. Agarwal, P. Lysagt, G. A. Brown, C. Young, S. Borthakur, H. J. Li, B. Nguyen, P. Zeitzoff, G. Bersuker, D. Derro, R. Bergmann, R. W. Murto, A. Hou, H. R. Huff, E. Shero, C. Pomarede, M. Givens, M. Mazanec, and C. Werkhoven, “Conventional n-channel MOSFET devices using single layer HfO_2 and ZrO_2 as high- κ gate dielectrics with polysilicon gate electrode,” in *IEDM Tech. Dig.*, 2001, pp. 20.2.1–20.2.4.
- [1.12] L. Kang, K. Onishi, Y. Jeon, B. H. Lee, C. Kang, W. J. Qi, R. Nieh, S. Gopalan, R. Choi, and J. C. Lee, “MOSFET devices with polysilicon on single-layer HfO_2 high- κ dielectrics,” in *IEDM Tech. Dig.*, 2000, pp. 35–38.
- [1.13] S. J. Lee, H. F. Luan, W. P. Bai, C. H. Lee, T. S. Jeon, Y. Senzaki, D. Roberts, and D. L. Kwong, “High quality ultra thin CVD HfO_2 gate stack with poly-Si gate electrode,” in *IEDM Tech. Dig.*, 2000, pp. 31–34.
- [1.14] C. Hobbs, J. Grant, S. Kher, V. Dhandapani, B. Taylor, L. Dip, R. Hegde, C. Metzner, H. Tseng, D. Gilmer, A. Franke, R. Garcia, L. Hebert, M. Azrak, D. Sing, T. Stephens, C. Scrogum, R. Rai, V. Becnel, J. Conner, B. White, and P. Tobin. Poly-Si gate CMOS with hafnium silicate gate dielectric. presented at *203rd Meeting of the Electrochemical Society*.
- [1.15] C. S. Kang, H. J. Cho, K. Onisho, R. Choi, R. Nieh, S. Gopalan, S. Krishnan,

- and J. C. Lee, “Improved thermal stability and device performance of ultrathin (EOT<10Å) gate dielectric MOSFETs by using afnium oxynitride (HfO_xN_y),” in *Symp. VLSI Tech. Dig.*, 2002, pp. 146–147.
- [1.16] C. H. Choi, S. J. Rhee, T. S. Jeon, N. Lu, J. H. Sim, R. Clark, M. Niwa, and D. L. Kwong, “Thermally stable CVD HfO_xN_y advanced gate dielectrics,” in *IEDM Tech. Dig.*, 2002, pp. 857–860.
- [1.17] A. L. P. Rotondaro, M. R. Visokay, J. J. Chambers, A. Shanware, R. Khamankar, H. Bu, R. T. Laaksonen, L. Tsung, M. Douglas, R. Kuan, M. J. Bevan, T. Grider, J. McPherson, and L. Colombo, “Advanced CMOS transistors with a novel HfSiON gate dielectric,” in *Symp. VLSI Tech. Dig.*, 2002, pp. 148–149.
- [1.18] M. Koyama, A. Kaneko, T. Ino, M. Koike, Y. Kamata, R. Iijima, Y. Kamiuta, A. Takashima, M. Suzuki, C. Hongo, S. Inumiya, M. Takayanagi, and A. Nishiyama, “Effects of nitrogen in HfSiON gate dielectric on the electrical and thermal characteristics,” in *IEDM Tech. Dig.*, 2002, pp. 849–852.
- [1.19] S. Datta, G. Dewey, M. Doczy, B.S. Doyle, B. Jin, J. Kavalieros, R. Kotlyar, M. Metz, N. Zelick and R. Chau, “High Mobility Si/SiGe Strained Channel MOS Transistors with HfO₂/TiN Gate Stack,” in *IEDM Tech. Dig.*, 2003, pp. 978–980.

- [1.20] A. Chin, C. C. Liao, C. H. Lu, W. J. Chen, and C. Tsai, “Device and reliability of high-k Al₂O₃ gate dielectric with good mobility and low D_{it},” in *Symp. on VLSI Tech.Dig.*, 1999, pp. 135-136.
- [1.21] C. H. Huang, M. Y. Yang, A. Chin, W. J. Chen, C. X. Zhu, B. J. Cho, M.-F. Li, and D. L. Kwong, “Very low defects and high performance Ge-On-Insulator p-MOSFETs with Al₂O₃ gate dielectrics,” in *Symp. on VLSI Tech. Dig.*, 2003, pp. 119-120.
- [1.22] C. H. Huang, D. S. Yu, A. Chin, W. J. Chen, C. X. Zhu, M.-F. Li, B. J. Cho, and D. L. Kwong, “Fully Silicided NiSi and Germanided NiGe Dual Gates on SiO₂/Si and Al₂O₃/Ge-On-Insulator MOSFETs,” in *IEDM Tech. Dig.*, 2003, pp. 319-322.
- 
- [1.23] A. S. Oates, “Reliability issues for high-k gate dielectrics,” in *IEDM Tech. Dig.*, 2003, pp. 923-926.
- [1.24] D. L. Kwong, “CMOS integration issues with high-k gate stack,” in *Physical and Failure Analysis of Integrated Circuits*, 2004, pp. 17-20.
- [1.25] G. Ribes , J. Mitard , M. Denais, S. Bruyere, F. Monsieur, C. Pathasarathy, E. Vincent, and G. Ghibaudo, “Review on High-K dielectrics reliability issues,” *IEEE Device and Materials ReliabilityElectron.*, no.99, pp.1-17, 2005.
- [1.26] H. Shang, K. -L. Lee, P. Kozlowski, C. D’Emic, I. Babich, E. Sikoki, M. Ieong,


- H.-S. P. Wong, K. Guarini and W. Haensch, “Self-Aligned n-Channel Germanium MOSFETs With a Thin Ge Oxynitride Gate Dielectric and Tungsten Gate,” *IEEE Electron Device Lett.* vol. 25, no. 3, pp. 135–137, 2004.
- [1.27] H. Shang, H. Okorn-Schimdt, J. Ott, P. Kozlowski, S. Steen, E. C. Jones, and H.-S. P. Wong, “Electrical characterization of germanium p-channel MOSFETs,” *IEEE Electron Device Lett.*, vol. 24, pp. 245–247, 2003.
- [1.28] M. Cho, J. Park, H. B. Park, C. S. Hwang, J. Jeong, and K. S. Hyun, “Chemical interaction between atomic-layer-deposited HfO₂ thin films and the Si substrate,” *Appl. Phys. Lett.*, vol. 81, pp. 334–336, 2002.
- [1.29] J. Park, B. K. Park, M. Cho, C. S. Hwang, K. Oh, and D.Y. Yang, “Chemicalvapor deposition of HfO thin films using a novel carbon-free precursor: Characterization of the interface with the silicon substrate,” *J. Electrochem. Soc.*, vol. 149, pp. G89–G94, 2002.
- [1.30] N. Wu, Q. Zhang, C. Zhu, C. C. Yeo, S. J. Whang, D. S. H. Chan, M. F. Li, B. J. Cho, A. Chin, D.-L. Kwong, A. Y. Du, C. H. Tung, and N. Balasubramanian, “Effect of surface NH anneal on the physical and electrical properties of HfO films on Ge substrate,” *Appl. Phys. Lett.*, vol. 84, pp. 3741–3743, 2004.
- [1.31] Y. Z. Hu, J.-T. Zettler, S. Chongsawangvirod, Y. Q. Wang, and E. A. Irene, “Spectroscopic ellipsometric measurements of the dielectric function of

germanium dioxide films on crystal germanium,” *Appl. Phys. Lett.*, vol. 61, pp.

1098–1100, 1992.

- [1.32] A. J. Walker, S. Nallamothu, E.-H. Chen, M. Mahajani, S. B. Herner, M. Clark, J. M. Cleeves, S. V. Dunton, V. L. Eckert, J. Gu, S. Hu, J. Knall, M. Konevecki, C. Petti, S. Radigan, U. Raghuram, J. Vienna, and M. A. Vyvoda, “3D TFT-SONOS memory cell for ultra-high density file storage applications” in *Symp. on VLSI Tech. Dig.*, 2003, pp. 29-30.


- [1.33] M. Ohkura, K. Kusukawa, and H. Sunami, “Beam-induced seeded lateral epitaxy with suppressed impurity diffusion for a three-dimensional DRAM cell fabrication,” *IEEE Trans. Electron Devices*, vol. 36, no. 2, pp. 333-339, 1989.



- [1.34] J. A. Friedrich and G. W. Neudeck, “Interface characterization of silicon epitaxial lateral growth over existing SiO₂ for three-dimensional CMOS structures,” *IEEE Electron Device Lett.*, vol. 10, no. 4. pp. 144-146, 1989.

- [1.35] X. Lei, C. C. Liu, and S. Tiwari, “Multi-layers with buried structures (MLBS): an approach to three-dimensional integration,” in *IEEE SOI Conf. Dig.*, 2001, 117-118.

Chapter 2:

- [2.1] R. Choi, K. Onishi, C. S. Kang, S. Gopalan, R. Nieh, Y. H. Kim, J. H. Han, S. Krishnan, H. J. Cho, A. Shahriar, and J. C. Lee, “Fabrication of high quality ultra-thin HfO_2 gate dielectric MOSFETs using deuterium anneal,” in *IEDM Tech., Dig.*, 2002, pp. 613-616.
- [2.2] T. Low, Y. T. Hou, M. F. Li, C. Zhu, D. -L. Kwong, and Albert Chin, “Germanium MOS: An Evaluation from Carrier Quantization and Tunneling Current,” in *Symp. on VLSI Technology*, 2003, pp. 115-118.
- [2.3] A. Chin, C. C. Liao, C. H. Lu, W. J. Chen, and C. Tsai, “Device and reliability of high-k Al_2O_3 gate dielectric with good mobility and low D_{it} ,” in *Symp. on VLSI Tech.*, 1999, pp. 135-136.
- 
- [2.4] A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, W. J. Chen, “High quality La_2O_3 and Al_2O_3 gate dielectrics with equivalent oxide thickness 5-10Å,” in *Symp. on VLSI Tech.*, 2000, pp. 16-17.
- [2.5] Q. Xiang, J. S. Goo, J. Pan, B. Yu, S. Ahmed, J. Zhang, and M.-R. Lin, “Strained Silicon NMOS with Nickel-Silicide Metal Gate,” in *Symp. on VLSI Technology*, 2003, pp. 103-104.
- [2.6] C. H. Huang, M. Y. Yang, A. Chin, W. J. Chen, C. X. Zhu, B. J. Cho, M.-F. Li, and D. L. Kwong, “Very Low Defects and High Performance Ge-On-Insulator

- p-MOSFETs with Al₂O₃ Gate Dielectrics,” in *Symp. on VLSI Technology*, 2003, pp. 119-120.
- [2.7] Y. C. Yeo, P. Ranade, Q. Lu, R. Lin, T. J. King, and C. Hu, “Effects of high K dielectrics on the workfunctions of metal and silicon gates” in *Symp. on VLSI Technology*, 2001, pp. 49-50.
- [2.8] J. Lee, H. Zhong, Y. S. Suh, G. Heuss, J. Gurganus, B. Chen, V. Misra, “Tunable work function dual metal gate technology for bulk and non-bulk CMOS, in *IEDM Tech. Dig.*, 2002, pp. 359-362.
- [2.9] B. Tavel, T. Skotnicki, G. Pares, N. Carrière, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, “Totally silicided (CoSi₂) polysilicon: a novel approach to very low-resistive gate ($\sim 2\Omega/\square$) without metal CMP nor etching,” in *IEDM Tech. Dig.*, 2001, pp. 815-828.
- [2.10] W. P. Maszara, Z. Krivokapic, P. King, J.-S. Goo and M.-R. Lin, “Transistors with Dual Work Function Metal Gates by Single Full Silicidation (FUSI) of Polysilicon Gates,” in *IEDM Tech. Dig.*, 2002, pp. 367-370.
- [2.11] J. Kedzierski, E. Nowak, T. Kanarsky, Y. Zhang, D. Boyd, R. Carruthers, C. Cabral, R. Amos, C. Lavoie, R. Roy, J. Newbury, E. Sullivan, J. Benedict, P. Saunders, K. Wong, D. Canaperi, M. Krishnan, K.-L. Lee, B. A. Rainey, D. Fried, P. Cottrell, H.-S. Philip Wong, M. Ieong, and W. Haensch, “Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation,” in *IEDM*

Tech. Dig., 2002, pp. 247 -250.

- [2.12] C. Y. Lin H. Y. Li, A. Chin, Y. C. Yeo , Chunxiang Zhu, M. F. Li, and D. L. Kwong, “Fully silicided NiSi gate on La_2O_3 MOSFETs,” *IEEE Electron Device Lett.* vol. 24, no. 5, pp. 348-350, 2003.
- [2.13] Y. H. Lin, Y. C. Chen, K. T. Chan, F. M. Pan, I. J. Hsieh, and A. Chin, “The strong degradation on 30 Å oxide integrity contaminated by copper,” *J. Electrochem. Soc.*, vol. 148, no. 4, F73-F76 (2001).
- [2.14] C. Y. Lin, W. J. Chen, C. H. Lai, A. Chin, and J. Liu, “Formation of Ni germano-silicide on single crystalline $\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$,” *IEEE Electron Device Lett.* vol. 23, no. 8, pp. 464-466, 2002.
- [2.15] D. S. Yu, C. H. Wu, C. H. Huang, Albert Chin, W. J. Chen, C. Zhu, M. F. Li, and D.-L. Kwong, “Fully Silicided NiSi and Germanided NiGe Dual Gates on SiO_2 n- and p-MOSFETs,” accepted and to be published in *IEEE Electron Device Lett.* 24, Dec. 2003.

Chapter 3:

[3.1] H. Shang, K. -L. Lee, P. Kozlowski, C. D'Emic, I. Babich, E. Sikoki, M. Jeong, H.-S. P. Wong, K. Guarini and W. Haensch, "Self-Aligned n-Channel Germanium MOSFETs With a Thin Ge Oxynitride Gate Dielectric and Tungsten Gate," *IEEE Electron Device Lett.* vol. 25, no. 3, pp. 135-137, 2004.

[3.2] C. H. Huang, M. Y. Yang, A. Chin, W. J. Chen, C. X. Zhu, B. J. Cho, M.-F. Li, and D. L. Kwong, "Very low defects and high performance Ge-on-insulator p-MOSFETs with Al₂O₃ gate dielectrics," in *Symp. on VLSI Tech.*, 2003, pp. 119-120.

[3.3] C. H. Huang, D. S. Yu, A. Chin, W. J. Chen, C. X. Zhu, M.-F. Li, B. J. Cho, and D. L. Kwong, "Fully silicided NiSi and germanided NiGe dual gates on SiO₂/Si and Al₂O₃/Ge-on-insulator MOSFETs," in *IEDM Tech. Dig.*, 2003, pp. 319-322.

[3.4] D. S. Yu, C. H. Wu, C. H. Huang, A. Chin, W. J. Chen, C. Zhu, M. F. Li, and D.-L. Kwong, "Fully silicided NiSi and germanided NiGe dual gates on SiO₂ n- and p-MOSFETs," *IEEE Electron Device Lett.* vol. 24, no. 12, pp. 739-741, 2003.

[3.5] B. Tavel, T. Skotnicki, G. Pares, N. Carrière, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally silicided (CoSi₂) polysilicon: a novel

approach to very low-resistive gate ($\sim 2\Omega/\square$) without metal CMP nor etching,”

in IEDM Tech. Dig., 2001, pp. 815-828.

- [3.6] Q. Xiang, J. S. Goo, J. Pan, B. Yu, S. Ahmed, J. Zhang, and M.-R. Lin, “Strained silicon NMOS with nickel-silicide metal gate,” *in Symp. on VLSI Tech.*, 2003, pp. 103-104.

- [3.7] J. Kedzierski, E. Nowak, T. Kanarsky, Y. Zhang, D. Boyd, R. Carruthers, C. Cabral, R. Amos, C. Lavoie, R. Roy, J. Newbury, E. Sullivan, J. Benedict, P. Saunders, K. Wong, D. Canaperi, M. Krishnan, K.-L. Lee, B. A. Rainey, D. Fried, P. Cottrell, H.-S. Philip Wong, M. Jeong, and W. Haensch, “Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation,” *in IEDM Tech. Dig.*, 2002, pp. 247 -250.




- [3.8] H. Iwai, S. Ohmi, S. Akama, C. Ohshima, A. Kikuchi, I. Kashiwagi, J. Taguchi, H. Yamamoto, J. Tonotani, Y. Kim, I. Ueda, A. Kuriyama, and Y. Yoshihara, “Advanced gate dielectric materials for sub-100 nm CMOS,” *in IEDM Tech. Dig.*, 2002, pp. 625 -628.

- [3.9] A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, W. J. Chen, “High quality La_2O_3 and Al_2O_3 gate dielectrics with equivalent oxide thickness 5-10 \AA ,” *in Symp. on VLSI Tech.*, 2000, pp. 16-17.

- [3.10] A. Chin, C. C. Liao, C. H. Lu, W. J. Chen, and C. Tsai, “Device and reliability

- of high-k Al₂O₃ gate dielectric with good mobility and low D_{it},” in *Symp. on VLSI Tech.*, 1999, pp. 135-136.
- [3.11] W. Zhu, T. P. Ma, T. Tamagawa, Y. Di, J. Kim, R. Carruthers, M. Gibson, and T. Furukawa, “HfO₂ and HfAlO for CMOS, thermal stability and current transport,” in *IEDM Tech. Dig.*, 2001, pp.463 -466.
- [3.12] Q. Lu, R. Lin, P. Ranade, T. –J. King, and C. Hu, “Metal gate work function adjustment for future CMOS technology,” in *Symp. on VLSI Tech.*, 2001, pp. 45-46.
- [3.13] C. O. Chui, H. Kim, D. Chi, B.B. Triplett, P. C. McIntyre, and K. C. Saraswat, “A Sub-400°C germanium MOSFET technology with high-κ dielectric and metal gate,” in *IEDM Tech. Dig.*, 2002, pp. 437-440.
- [3.14] H. Shang, H. O. Schmidt, K. K. Chan, M. Copel, J.A. Ott, P.M. Kozlowski, S.E. Steen, S.A. Cordes, H.-S.P. Wong, E.C. Jones, and W.E. Haensch, “High mobility p-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric,” in *IEDM Tech. Dig.*, 2002, pp. 441-444.
- [3.15] Y. H. Lin, Y. C. Chen, K. T. Chan, F. M. Pan, I. J. Hsieh, and A. Chin, “The strong degradation on 30 Å oxide integrity contaminated by copper,” *J. Electrochem. Soc.*, vol. 148, no. 4, F73-F76, 2001.
- [3.16] R. Tsuchiya, K. Ohnish, M. Horiuchi, S. Tsujikawa, Y. Shimamoto, N.Inada, J.

- Yugami, F. Ootsuka, and T. Onai, “Femto-second CMOS technology with high-k offset spacer and SiN gate dielectric with oxygen-enriched interface”, in *Symp. on VLSI Tech.*, 2002, pp.150-151.
- [3.17] W. Tsai, L.-A. Ragnarsson, L. Pantisano, P.J. Chen, B. Onsia, T. Schram, E. Cartier, A. Kerber, E. Young, M. Caymax , S. De Gendt, and M. Heyns “Performance comparison of sub 1 nm sputtered TiN/HfO₂ nMOS and pMOSFETs,” in *IEDM Tech. Dig.*, 2003, pp. 311 -314.
- [3.18] K. Uchida, J. Koga, R. Ohba, T. Numata, and S. Takagi, “Experimental evidences of quantum-mechanical effects on low-field mobility, gate channel capacitance, and threshold voltage of ultrathin body SOI MOSFETs,” in *IEDM Tech. Dig.*, 2001, pp. 633-636.



Chapter 4:

- [4.1] K. Onishi, C. S. Kang, R. Choi, H.-J. Cho, S. Gopalan, R. Nieh, E. Dharmarajan, and J. C. Lee, "Reliability characteristics, including NBTI, of polysilicon gate HfO₂ MOSFET's," in *IEDM Tech. Dig.*, 2001, pp.659-662.
- [4.2] T. Sasaki, K. Kuwazawa, K. Tanaka, J. Kato, and D. L. Kwong, "Engineering of nitrogen profile in an ultrathin gate insulator to improve transistor performance and NBTI," *IEEE Trans. Electron Devices Lett.*, vol. 24, no. 3, pp. 150-152, 2003.
- [4.3] J. Yugami, S. Tsujikawa, R. Tsuchiya, S. Saito, Y. Shimamoto, K. Torii, T. Mine, and T. Onai, "Advanced oxynitride gate dielectrics for CMOS applications," in *Int'l Workshop on Gate Insulator (IWGI) Dig.*, 2003, pp. 140-145
- [4.4] N. Yasutake, K. Ohuchi, M. Fujiwara, K. Adachi, A. Hokazono, K. Kojima, N. Aoki, H. Suto, T. Watanabe, T. Morooka, H. Mizuno, S. Magoshi, T. Shimizu, S. Mori, H. Oguma, T. Sasaki, M. Ohmura, K. Miyano, H. Yamada, H. Tomita, D. Matsushita, K. Muraoka, S. Inaba, M. Takayanagi, K. Ishimaru and H. Ishiuchi, "A hp22 nm node low operating power (LOP) technology with sub-10 nm gate length planar bulk CMOS devices," in *Symp. on VLSI Technology Dig.*, 2004, pp.84-85.

- [4.5] D. S. Yu, C. H. Huang, A. Chin, C. X. Zhu, M. F. Li, B. J. Cho, and D. L. Kwong, “Al₂O₃-Ge-on-insulator n- and p-MOSFETs with fully NiSi and NiGe dual gates,” *IEEE Electron Device Lett.*, vol. 25, no. 3, pp.138-140, 2004.
- [4.6] C. H. Huang, D. S. Yu, A. Chin, C. H. Wu, W. J. Chen, C. X. Zhu, M. F. Li, B. J. Cho, and D. -L. Kwong, “Fully silicided NiSi and germanided NiGe dual gates on SiO₂ Si and Al₂O₃ Ge-on-insulator MOSFETs,” in *IEDM Tech. Dig.*, 2003, pp.319-322.
- [4.7] C. H. Huang, M. Y. Yang, A. Chin, W. J. Chen, C. X. Zhu, B. J. Cho, M. F. Li, and D. -L. Kwong, “Very Low Defects and High Performance Ge-On-Insulator p-MOSFETs with Al₂O₃ Gate Dielectrics,” in *Symp. on VLSI Technology Dig.*, 2003, pp.119-120.
- [4.8] A. Chin, C. C. Liao, C. H. Lu, W. J. Chen, and C. Tsai, “Device and Reliability of High-K Al₂O₃ Gate Dielectric with Good Mobility and Low D_{it},” in *Symp. on VLSI Technology Dig.*, 1999, pp.133-134.
- [4.9] A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, W. J. Chen, “High Quality La₂O₃ and Al₂O₃ Gate Dielectrics with Equivalent Oxide Thickness 5-10Å,” in *Symp. on VLSI Technology Dig.*, 2000, pp.16-17.
- [4.10] J. A. Friedrich and G. W. Neudeck, “Interface characterization of silicon epitaxial lateral growth over existing SiO₂ for three-dimensional CMOS structures,” *IEEE Electron Device Lett.*, vol. 10, no. 4, pp.144-146, 1989.

- [4.11] X. Lei, C. C. Liu, and S. Tiwari, “Multi-layers with buried structures (MLBS): an approach to three-dimensional integration,” in *SOI Conf. Dig.*, 2001, pp.117-118.
- [4.12] A. J. Walker, S. Nallamothu, E.-H. Chen, M. Mahajani, S. B. Herner, M. Clark, J. M. Cleeves, S. V. Dunton, V. L. Eckert, J. Gu, S. Hu, J. Knall, M. Konevecki, C. Petti, S. Radigan, U. Raghuram, J. Vienna, and M. A. Vyvoda, “3D TFT-SONOS memory cell for ultra-high density file storage applications,” in *Symp. on VSLI Technology Dig.*, 2003, pp.29-30.
- [4.13] C. H. Huang, C. H. Lai, J. C. Hsieh and J. Liu and A. Chin, “RF noise in 0.18 μ m and 0.13 μ m MOSFETs,” *IEEE Microwave & Wireless Components Lett.* vol. 23, no. 12, pp.464-466, 2002.
- 
- [4.14] M. C. King, M. T. Yang, C. W. Kuo, Y. Chang, and A. Chin, “RF Noise Scaling Trend of MOSFETs from 0.5 m to 0.13 m Technology Nodes,” in *IEEE MTT-S Int'l Microwave Symp. Dig.*, 2004, pp.9-12.
- [4.15] M.C. King, Z. M. Lai, C. H. Huang, C. F. Lee, D. S. Yu, C. M. Huang, Y. Chang and Albert Chin, “Modeling Finger Number Dependence on RF Noise to 10 GHz in 0.13 μ m Node MOSFETs with 80nm Gate Length,” in *IEEE RF-IC Symp. Dig.*, 2004, pp.171-174.
- [4.16] K. T. Chan, A. Chin, M. F. Li, D. L. Kwong, S. P. McAlister, D. S. Duh, W. J.

- Lin, and C. Y. Chang, "High Performance Microwave Coplanar Band-Pass and Band-Stop Filters on Si Substrates," *IEEE Trans. Microwave Theory Tech.*, vol. 51, no. 9, pp.2036-2040, 2003.
- [4.17] K. T. Chan, A. Chin, S. P. McAlister, C. Y. Chang, J. Liu, S. C. Chien, D. S. Duh, and W. J. Lin, "Low RF noise and power loss for ion implanted Si having an improved implantation process," *IEEE Electron Device Lett.*, vol. 24, no.1, pp.28-30, 2003.
- [4.18] A. Chin, K. T. Chan, H. C. Huang, C. Chen, V. Liang, J. K. Chen, S. C. Chien, S. W. Sun, D. S. Duh, W. J. Lin, C. Zhu, M.-F. Li, S. P. McAlister and D. L. Kwong, "RF Passive Devices on Si with Excellent Performance Close to Ideal Devices Designed by Electro-Magnetic Simulation," in *IEDM Tech. Dig.*, 2003, pp.375-378.
- [4.19] K. T. Chan, A. Chin, C. M. Kwei, D. T. Shien, and W. J. Lin, "Transmission Line Noise from Standard and Proton-Implanted Si," in *IEEE MTT-S Int'l Microwave Symp. Dig.*, 2001, pp.763-766.
- [4.20] Y. H. Wu, A. Chin, K. H. Shih, C. C. Wu, S. C. Pai, C. C. Chi, and C. P. Liao, "RF loss and cross talk on extremely high resistivity (10K-1MΩ-cm) Si fabricated by ion implantation," in *IEEE MTT-S In'l Microwave Symp. Dig.*, 2000, pp.221-224.

- [4.21] D. S. Yu , K. C. Chiang, C. F. Cheng, A. Chin, C. Zhu, M. F. Li, and D. L. Kwong, “Fully Silicided NiSi:Hf/LaAlO₃/Smart-Cut-Ge-On-Insulator n-MOSFETs With High Electron Mobility,” *IEEE Electron Device Lett.*, vol. 25, no.8, pp.559-561, 2004.
- [4.22] D. S. Yu , A. Chin, C.C Liao, C.F.Lee, C. F. Cheng, M.F. Li, W. J. Yoo, and S. P. McAlister, “3D Metal-Gate/High-κ/GOI CMOSFETs on 1-Poly-6-Metal 0.18-μm Si Devices,” *IEEE Electron Device Lett.*, vol. 26, no.2, pp.118-120, 2005.



Chapter 5:

- [5.1] *Int'l. Electron Devices Meeting (IEDM)*, 2003, panel discussion section.
- [5.2] N. Yasutake, K. Ohuchi, M. Fujiwara, K. Adachi, A. Hokazono, K. Kojima, N. Aoki, H. Suto, T. Watanabe, T. Morooka, H. Mizuno, S. Magoshi, T. Shimizu, S. Mori, H. Oguma, T. Sasaki, M. Ohmura, K. Miyano, H. Yamada, H. Tomita, D. Matsushita, K. Muraoka, S. Inaba, M. Takayanagi, K. Ishimaru and H. Ishiuchi, “A hp22 nm node low operating power (LOP) technology with sub-10 nm gate length planar bulk CMOS devices, in *Symp. on VLSI Tech.*, 2004, pp. 84-85.
- [5.3] A. J. Walker, S. Nallamothu, E.-H. Chen, M. Mahajani, S. B. Herner, M. Clark, J. M. Cleeves, S. V. Dunton, V. L. Eckert, J. Gu, S. Hu, J. Knall, M. Konevecki, C. Petti, S. Radigan, U. Raghuram, J. Vienna, and M. A. Vyvoda, “3D TFT-SONOS memory cell for ultra-high density file storage applications” in *Symp. on VLSI Tech. Dig.*, 2003, pp. 29-30.
- [5.4] M. Ohkura, K. Kusukawa, and H. Sunami, “Beam-induced seeded lateral epitaxy with suppressed impurity diffusion for a three-dimensional DRAM cell fabrication,” *IEEE Trans. Electron Devices*, vol. 36, no. 2, pp. 333-339, 1989.
- [5.5] J. A. Friedrich and G. W. Neudeck, “Interface characterization of silicon

- epitaxial lateral growth over existing SiO₂ for three-dimensional CMOS structures,” *IEEE Electron Device Lett.*, vol. 10, no. 4. pp. 144-146, 1989.
- [5.6] X. Lei, C. C. Liu, and S. Tiwari, “Multi-layers with buried structures (MLBS): an approach to three-dimensional integration,” in *IEEE SOI Conf. Dig.*, 2001, 117-118.
- [5.7] C. H. Huang, M. Y. Yang, A. Chin, W. J. Chen, C. X. Zhu, B. J. Cho, M.-F. Li, and D. L. Kwong, “Very low defects and high performance Ge-on-insulator p-MOSFETs with Al₂O₃ gate dielectrics,” in *Symp. on VLSI Tech.*, 2003, pp. 119-120.
- [5.8] C. H. Huang, D. S. Yu, A. Chin, W. J. Chen, C. X. Zhu, M.-F. Li, B. J. Cho, and D. L. Kwong, “Fully silicided NiSi and germanided NiGe dual gates on SiO₂/Si and Al₂O₃/Ge-on-insulator MOSFETs,” in *IEDM Tech. Dig.*, 2003, pp. 319-322.
- [5.9] D. S. Yu, C. H. Wu, C. H. Huang, A. Chin, W. J. Chen, C. Zhu, M. F. Li, and D.-L. Kwong, “Fully silicided NiSi and germanided NiGe dual gates on SiO₂ n- and p-MOSFETs,” *IEEE Electron Device Lett.* vol. 24, no. 12, pp. 739-741, 2003.
- [5.10] A. Khakifirooz, and A. Antoniadis, “On the electron mobility in ultrathin SOI and GOI,” *IEEE Electron Device Lett.* vol. 25, no. 2, pp. 80-82, 2004.

- [5.11] T. Tezuka, S. Nakaharai, Y. Moriyama, N. Sugiyama, and S.-I. Takagi, “Selectively-formed high mobility SiGe-on-Insulator pMOSFETs with Ge-rich strained surface channels using local condensation technique,” in *Symp. on VLSI Tech.*, 2004, pp. 198-199.
- [5.12] D. S. Yu , K. C. Chiang, C. F. Cheng, A. Chin, C. Zhu, M. F. Li, and Dim-Lee Kwong, “Fully silicided NiSi:Hf/LaAlO₃/Smart-Cut-Ge-On-Insulator n-MOSFETs with high electron mobility” *IEEE Electron Device Lett.* 25, accepted to be published in 2004.
- [5.13] D. S. Yu, A. Chin, B. F. Hung, W. J. Chen, C. X. Zhu, M.-F. Li, S. Y. Zhu and D. L. Kwong, “Low Workfunction Fully Silicided Gate on SiO₂/Si and LaAlO₃/GOI n-MOSFETs,” in *62th Device Research Conf. Dig.*, 2004, pp. 21-22.
- [5.14] X. Yu, C. Zhu, X. P. Wang, M. F. Li, A. Chin, A. Du, W. D. Wang, and D. L. Kwong, “High mobility and excellent electrical stability of MOSFETs using a novel HfTaO gate dielectric,” in *Symp. on VLSI Tech.*, 2004, pp. 110-111.
- [5.15] A. Shanware, M. R. Visokay, J. J. Chambers, A. L. P. Rotondaro, J. McPherson, and L. Colombo, “Characterization and comparison of the charge trapping in HfSiON and HfO₂ gate dielectrics,” in *IEDM Tech. Dig.*, 2003, pp. 939-942.

- [5.16] K. Onishi, C. S. Kang, R. Choi, H.-J. Cho, S. Gopalan, R. Nieh, E. Dharmarajan, and J. C. Lee, “Reliability characteristics, including NBTI, of polysilicon gate HfO_2 MOSFET's,” in *IEDM Tech. Dig.*, 2001, pp. 659-662.
- [5.17] E. Morifuji, T. Kumamori, M. Muta, K. Suzuki, M. S. Krishnan, T. Brozek, X. Li, W. Asano, M. Nishigori, N. Yanagiya, S. Yamada, K. Miyamoto, T. Noguchi, and M. Kakumu, “New guideline for hydrogen treatment in advanced system LSI,” in *Symp. on VLSI Tech.*, 2002, pp. 218-219.
- [5.18] J. Ushio, K. Kushida-Abdelghafar, and T. Maruizumi, “Interface structures generated by negative-bias temperature instability in Si/SiO_2 and $\text{Si}/\text{SiO}_x\text{N}_y$ interfaces,” in *Int'l Semiconductor Device Research Symp. (ISDRS)*, 2001, pp.158-160.
- 
- [5.19] S. J. Doh, H.-S. Jung, Y.-S. Kim, H.-J. Lim, J. P. Kim, J. H. Lee, J.-H. Lee, N.-I. Lee, H.-K. Kang, K.-P. Suh, S. G. Park, S. B. Kang, G. H. Choi, Y.-S. Chung, H.-S. Baikz, H.-S. Chang, M.-H. Cho, D.-W. Moon, H. B. Park, M. Cho, and C. S. Hwang, “Improvement of NBTI and electrical characteristics by ozone pre-treatment and PBTI issues in $\text{HfAlO}(\text{N})$ high-k gate dielectrics,” in *IEDM Tech. Dig.*, 2003, pp. 493-496.
- [5.20] T. Nakamura, Y. Nakao, A. Kamisawa, H. Takasu, “Electrical properties of PZT thin films with Ir and IrO_2 electrodes,” in *9th IEEE Int'l Symp. on*

Applications of Ferroelectrics (ISAF), 1994, pp. 547-550.

- [5.21] T. Mizuno, N. Sugiyama, T. Tezuka, Y. Moriyama, S. Nakaharai, S. Takagi, “(110)-surface strained-SOI CMOS devices with higher carrier mobility”, in *Symp. on VLSI Tech.*, 2003, pp.97-98.
- [5.22] A. Shanware, M. R. Visokay, J. J. Chambers, A. L. P. Rotondaro, J. McPherson, and L. Colombo, “Characterization and comparison of the charge trapping in HfSiON and HfO₂ gate dielectrics,” in *IEDM Tech. Dig.*, 2003, pp. 939-942.

