氧化鈰奈米微晶粒非揮發性

記憶體元件之研究

學生:楊紹明 指導教授:雷添福博士 簡昭欣博士

國立交通大學

電子工程學系 電子研究所博士班



此論文主要製作氧化鈰(CeO₂)奈米微晶粒的非揮發性快閃記憶體,將使用不同的退火條件製程方法來製作捕陷捕捉電荷層,以取代現今傳統氮化矽(Si₃N₄) 材料。在低電壓下來操作快閃記憶體元件使用不同的寫入/抹除的操作方式。達 成電荷捕捉效率佳、有快速的寫入/抹除速度、大的記憶窗口、儲存資料持久性、 以及寫入、清除操作造成的性能退化少的非揮發性快閃記憶體。

首先,我們利用氧化鈰奈米微晶粒當作捕陷電荷層來製做SONOS型非揮發 性快閃記憶體。此氧化鈰奈米微晶粒快閃記憶體元件在一萬次的寫入/抹除下, 仍然擁有好的儲存資料持久性、和寫入、清除操作造成的性能退化少。其電荷儲 存方式亦可以很區域性的,利用元件製作的對稱性使其一個單元儲存2個位元, 達到高密度之優點,適用於相關記憶體元件及半導體產業中。

其次,沉積氧化鈰薄膜隨著後處理環境的不同來作為捕陷電荷層製作 SONOS 型非揮發性快閃記憶體。我們發現到隨著退火的環境的差異,氧化鈰奈 米微晶粒會產生的不同深能量的捕陷電荷,造成儲存資料持久性變化但是基本電 性的寫入、清除操作的性能沒有太大變化。此為退火的環境的差異下造成不同結 晶額外產生的淺能量的捕陷電荷所造成。

接著,我們使用堆疊結構的穿隧氧化層來取代傳統的二氧化矽氧化層,同樣 使用氧化鈰奈米微晶粒當作捕陷電荷層來製做非揮發性快閃記憶體。主要在於改 善記憶體元件在清除操作造成的二氧化矽氧化層性能退化而影響其電性。

在論文的最後,我們針對記憶體元件的寫入、清除操作在基板浮接情況下, 其元件操作上的差異性,在寫入操作可以降低1 伏特電壓亦可有相同的操作數 度,對於資料保存特性不會有很大的影響。也利用電荷汲引技術(Charge-Pumping technology),來觀察不同的寫入操作模式在 SONOS 記憶體元件的邊緣缺陷 (border traps)進行分析。



Characteristics of Cerium Oxide Nanocrystal Nonvolatile Memory Devices

Student: Shao-Ming Yang Advisor: Dr. Tan-Fu Lei

Advisor: Dr. Tan-Fu Lei Dr. Chao-Hsin Chien

Department of Electronics Engineering & Institute of Electronics National Chiao Tung University



In this thesis, we utilize cerium oxide nanoparticle as a charge-trapping layer to

fabricate nonvolatile memory. The cerium oxide nanocrystals formed self-assembled under different rapid-thermal annealing (RTA) ambient. This high-k nanocrystals layer replaces the silicon nitride layer in the SONOS-type memory structure. Different program/erase (P/E) methods are also proposed low power applications. This nanocrystals nonvolatile memory device will have good properties in terms of considerably large memory window, higher P/E speed, long data retention, and good endurance. First, we present a nonvolatile SONOS-type flash memory that using cerium oxide (CeO₂) nanocrystals as the trapping storage layer. These CeO₂ nanocrystal memories exhibit long data retention, and good reliability, even for the cells subjected to 10k P/E cycles. These features suggest that such cells are very useful for high-density two-bit nonvolatile flash memory applications.

Then, we demonstrate the effects of the post-deposition different annealing ambient for the CeO₂ trapping layer on the performance of SONOS-type flash memories. It was found that the CeO₂ nanocrystals memory with different retention time caused by annealing ambient influence the deep-trapping level. However, the basic electrical operation characteristics are similar. This was ascribed to the larger amount and the shallower energy levels of the crystallization-induced traps. Finally, in the aspect of disturbances, we show only insignificant disturbances properties presented in the normal operation.

Next, we utilized the stack tunneling layer to replace conventional SiO_2 tunneling layer. A nonvolatile SONOS-type flash memory device also used CeO_2 nanocrystals as a charge trapping layer. It was demonstrated that the fabricated memories exhibit higher program/erase speed and long retention time. In particular, two-bit per cell operation has been successfully demonstrated.

Finally, we study nonvolatile CeO_2 nanocrystal memory with no body contact (substrate floating). The operating voltage can reduce 1 V at program mode. Nevertheless, the date retention is similar. We also measure charge-pumping current for different programming methods to observe the SONOS-type memory border traps.



誌 謝

首先我要感謝指導教授雷添福博士並致上最高的敬意,感謝他在研究與學業 上給我的指導和鼓勵,老師的包容寬大、泱泱風範、學術成就是我應當學習的模 範,在這七年的博士生涯中,也讓我學習到待人處世與研究的態度,對於學生的 諄諄教誨我會銘記在心。此外,我也要感謝簡昭欣博士,老師的無私奉獻、致力 研究、不爭功利的風骨,實在非常值得效法,讓我的研究找出屬於自己的方向。

感謝曾經帶過我且指導過我的學長們,李名鎮、謝明山,從你們身上我學到 做實驗的方法和態度。此外感謝我曾經帶過的學弟,黃俊嘉、周棟煥、楊宗元和 余明爵,和我共同度過這段同甘共苦的歲月。感謝在實驗室裡曾經一起研究一起 歡笑一起打拼的夥伴,游信強、陳建豪、林育賢、馬鳴汶、陳志仰、張家文以及 學弟學妹們,李美錡、謝德慶、賴久盟、謝松齡、江國誠、林余俊、羅韋翔、李 伯浩、徐梓翔、徐源俊、桑任逸、王統億、洪錦石、張哲綸、余明爵、羅文呈、 呂宜憲、賴妍心、張子恆,有你們的陪伴、幫忙和討論,使我研究更順利,生活 充滿歡樂。感謝一路走來始終陪伴在我身旁的好朋友,鄭兆欽、陳世彰,以及多 年好友邱琮逸、張原豪、李秋宗、陳自強,在研究上與生活上有你們的幫忙和鼓 勵,使我得到繼續向前進的推力。感謝曾經在生活上實驗上幫助過我的朋友,若 沒有你們的幫忙,實驗就不能順利完成。

最後謝謝我的家人與我美麗又可愛的女友秀宜,感謝他們在我這段求學時間 無私的犧牲和奉獻,你們對我的照顧與關懷是我低潮時的助力,沒有你們就不能 完成此論文,我今天的成就完全是屬於你們的。謹此論文獻給所有關心我的朋友。

VI

Contents

Abstract (in Chinese)	I
Abstract (in English)	III
Acknowledgements (in Chinese)	V
Contents	VII
Figure Captions and Table Lists	X

Chapter 1 Introduction		1
1.1 Background		1
1.1.1 Overview of cer	rium oxide	1
1.1.2 Overview of no	nvolatile memory	
1.2 Motivation	ESA	7
1.3 Thesis Organization		10
1.5 Thosis of guild and it.	1896	
	Manner	

Chapter 2 Cerium oxide nanocrystals for nonvolatile memory application and

two-bits operation	. 19
2.1 Introduction	19
2.2 Experimental	20
2.3 Results and Discussion.	22
2.3.1 Material analysis of CeO ₂ nanocrystals	22
2.3.2 Electrical characteristics	22
2.3.3 Two-bit per cell operation	24
2.4 Summary	.29

memory	47
3.1 Introduction	47
3.2 Experimental	49
3.3 Results and Discussion	49
3.3.1 Material Analysis	49
3.3.2 Device operation characteristics	50
3.3.3 Comparison of different annealing ambient	
3.4 Summary	53

Chapter 3 Annealing amibent effects on the performance of CeO₂ nanocrystal

Chapter 4 Characteristics of CeO ₂ nanocrystals on O/N tunnel laye	er nonvolatile
memory	66
4.1 Introduction	66
4.2 Experimental	67
4.3 Results and Discussion.	68
4.3.1 Material analysis of CeO ₂ nanocrystals on Si ₃ N ₄	68
4.3.2 Electrical Characteristics	69
4.4 Summary	71

Chap	ter 5 Substrate effects and Charge-Pumping characteristics	for CeO ₂
	nonvolatile nanocrystal memory	
5.	I Introduction	80
5.2	2 Substrate floating effects	81
5	3 Charge pumping characteristics	83
5.4	4 Summary	85

Chapter 6 Conclusions and Further Recommendations	101
6.1 Conclusions	.101
6.2 Further Recommendations	.103

References......104

Vita(in Chinese)

Publication list



Figure Captions

Chapter 1

Fig. 1-1 The semiconductor memory tree
Fig. 1-2 (a) Charge trapped in floating gate. (b) I-V characteristics of a memory
device in the programmed and erased state. Threshold voltage shifted when
the charges are trapping in floating gate
Fig. 1-3 The typical floating gate (FG) memory device structure
Fig. 1-4 (a) Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) memory cell structure. (b)
Band gap diagram of Silicon-Oxide-Nitride-Oxide-Silicon structure15
Fig. 1-5 The Drain-side tunneling to program and erase EEPROM memory cell
structure
Fig. 1-6 The Drain-side channel hot electron injection to program and source-side FN
tunneling to erase Flash EEPROM device structure17

Chapter 2

- Fig. 2-3 AFM image of CeO₂ nanocrystals; white dots indicate the formation of CeO₂ nanocrystals after O₂ RTA at 900°C. The nanocrystal density was ca. 5×10^{11}

- Fig. 2-9 The schematic illustration of disturb condition. Cell A is the programming

- Fig. 2-10 Read disturbance characteristics of CeO₂ nanocrystal flash memory devices with different TO thicknesses. No significant V_{TH} occurred at $V_d < 3$ V, even after 1000 s at T = 25°C......40
- Fig. 2-12 Drain disturbance characteristics of the CeO₂ nanocrystal memory devices with two different tunnel oxide thickness samples......42
- Fig. 2-14 Endurance characteristics of CeO₂ nanocrystal memory devices. The P/E window with a thick TO does not show any closure even after 10⁵ cycles compared with that with a thin TO.......44

Chapter 3

- Fig. 3-2 Cross-sectional TEM images of the CeO₂ nanocrystals embedded in SiO₂ dielectric matrix. (a)without RTA process; (b) with RTN₂ annealing at 900°C for 1 min; (c) with RTO₂ annealing at 900°C for 1 min, where the average nanocrystal size was 8-10 nm and obviously visible lattice fringes indicated

- Fig. 3-3 Ideal energy band diagram for CeO₂ nanocrystal SONOS-type structures.57

- Fig. 3-7 The endurance characteristics of CeO₂ nanocrystal flash memory devices with two different treatment devices. The memory window of the NC devices does not show any closure behavior even after 10⁴ P/E cycles......61

- Fig. 3-10 I_{ds} - V_{gs} curves with CeO₂ nanocrystal memory devices demonstrated two-bit per cell operation. (a) with RTN₂ at 900°C for 1 min; (b) with RTO₂ at 900

 $^\circ C$ for 1 min. Two schemes for reading the four states of these were used.64

Chapter 4

Chapter 5

Fig. 5-1 Illustration of flash memory can be operated V_g=V_d for channel hot electrons injection to program and no body contact (substrate is floating). Parasitical

- Fig. 5-6 Retention characteristics of CeO_2 nanocrystals memory devices at (a) T=25°C and (b) 85°C with/without body contact......92
- Fig. 5-7 Drain disturbance characteristics of the CeO₂ nanocrystals memory devices with/without body contact at (a)erasing state; (b) programming state......93

- Fig. 5-11 Conventional charge-pumping current versus base voltage with different



Table Lists

Chapter 1

Table. 1-1	Tunnel oxide and operation voltage scaling predicted by 2007 I	International
	Technology Roadmap for Semiconductors	

Chapter 2

Table.	2-1	Summary	of terminal	bias	conditions	and	operation	principles	for	CeO ₂
		nanocrys	tal flash mer	nory	cell (unit: V	⁷)				47

Chapter 3

Table. 3-1 Summary of terminal bias conditions and operation principles for CeO₂ nanocrystal flash memory devices with different annealing (unit: V)......65

AN ALLER

Chapter 4