

輸入共模電壓範圍為 0~VDD 之三階低通濾波器

研究生：高正昇

指導教授：洪崇智 教授

國立交通大學
電信工程學系碩士班

摘要

本篇論文介紹了一個輸入共模電壓範圍為 0~VDD 的電壓轉導電流放大器，並且以此轉導放大器為基礎實現一個三階低通濾波器。與傳統的轉導放大器不同的地方在於，傳統架構為一個 P 型差動對加上一個 N 型的差動對來達到 0~VDD 的輸入共模電壓範圍，在這篇論文中採用了一個電壓位移的 N 型差動對再加上一個 N 型的差動對來完成要求，相比於傳統架構，N 型差動對再加上一個 N 型的差動對在設計上有著更方便的特性，並且在製程的漂移上有著更大的抵抗能力，因為 N 型兩差動對中的長寬比都一樣。本篇介紹的主要差動對皆操作於弱反轉區，操作於弱反轉區的差動對跟操作在飽和區的相比有著低功率消耗，低失真的效果。但是一個電壓位移電路也就是電壓跟隨器卻在操作上有著嚴重的缺失。在高輸入共模電壓的時候會造成轉導值的下降甚至到零，基於這點我們提出了一個新的電壓位移電路，修正了高共模電壓時的缺失。本篇提出的電壓轉導電流放大器改變差動對中的直流電流也可以輕易的調整轉導值，這是為了實現一個可調整截止頻率的三階低通濾波器。本電路使用台積電 0.18 製程模擬並下線。結果顯示在共模電壓為 0~1.8V 的範圍內轉導值的飄動約為正負百分之三，並且截止頻率的可變範圍在 0.75MHz~1.5 MHz 之間。總功率消耗包括輸出級緩衝器為 4mW。對於輸入差模訊號大小為 300mVpp 頻率為 0.75 MHz 的差模訊號來說總諧波失真接近-35db。

Third-Order GM-C Filter with rail-to-rail input common-mode voltage

Student: Cheng-Sheng Kao

Advisor: Prof Ching-Chih Hung

Department of communication Engineering

National Chiao-Tung University

Abstract

This paper presents a CMOS low-power rail-to-rail transconductor under a supply voltage of 1.8-V. Base on the rail-to-rail transconductor, we build a third-order GM-C filter. Instead of using an n-type and a p-type differential input pairs, we use an n-type and a level-shift n-type differential input pairs to design a rail-to-rail input stage, and both of the differential pairs that work in the weak inversion cost less power than the traditional one. A novel level-shift n-type differential input pair is designed to maintain constant transconductance. The tunable cutoff frequency of the GM-C filter is needed. The total transconductance can be tuning by changing the tail current of the differential pairs. This work designed in TSMC 0.18- μ m CMOS technology. Results show that the fluctuation of total transconductance of the proposed transconductor is less than $\pm 3\%$. And the cutoff frequency of the GM-C filter is 0.75MHz to 1.5MHz. The power dissipation of the GM-C filter is less than 4mW. The total harmonic distortion of the filter is about -35db.

誌謝

隨著這份碩士論文的完成，兩年來在交大的求學生活也即將告一個段落，往後迎接著我的，又是另一段嶄新的人生旅程。本論文得以順利完成，首先，要感謝我的指導教授洪崇智老師在我兩年的研究生活中，對我的指導與照顧，並且在研究主題上給予我寬廣的發展空間。而類比積體電路實驗室所提供之完備的軟硬體資源，讓我在短短兩年碩士班研究中，學習到如何開始設計類比積體電路，乃至於量測電路，甚至單獨面對及思考問題的所在。此外要感謝國家晶片系統設計中心提供先進的半導體製程，讓我有機會將所設計的電路加以實現並完成驗證。

另一方面，要感謝所有類比積體電路實驗室的成員兩年來的互相照顧與扶持。首先，感謝博士班的學長羅天佑、薛文弘、廖介偉、黃哲揚以及已畢業的碩士班學長何俊達、黃琳家、蔡宗諺、林政翰、楊家泰和陳家敏在研究上所給予我的幫助與鼓勵，尤其是俊達學長，由於他平時不吝惜的賜教與量測晶片時給予的幫助，使得我的論文研究得以順利完成。另外我要感謝白逸維、林明澤、廖德文、邱建豪、吳國璽、黃旭佑和傅崇賢等諸位同窗，透過平日與你們的切磋討論，使我不論在課業上，或研究上都得到了不少收穫。尤其是電資710實驗室的同學們，兩年來陪我一塊兒努力奮鬥，一起渡過同甘苦的日子，也因為你們，讓我的碩士班生活更加多采多姿，增添許多快樂與充實的回憶。此外也感謝學弟們林永洲、郭智龍、夏竹緯、楊文霖，邱楓翔，黃介仁的熱情支持，因為你們的加入，讓實驗室注入一股新的活力與朝氣。

到這邊，特別要致上最深的感謝給我的父母及家人們，謝謝你們從小到大所給予我的栽培、照顧與鼓勵，讓我得以無後顧之憂地完成學業，朝自己的理想邁進，衷心感謝你們對我的付出。

最後，所有關心我、愛護我和曾經幫助過我的人，願我在未來的人生能有一絲的榮耀歸予你們，謝謝你們。

高正昇 于 交通大學電資大樓 710 實驗室
2007.10.5

Table of contents

Abstract(Chinese).....	I
Abstract(English).....	II
Table of Contents.....	IV
List of Figures.....	VI
Chapter I Introduction.....	1
1.1 Overview of an ota.....	1
1.2 Overview of the filter.....	2
1.3 Motivation.....	3
Chapter II Overview of Rail-to-rail transconductors.....	5
2.1 Introduction.....	5
2.2 Overview of rail-to-rail transconductors.....	5
2.2.1 PMOS differential pair + NMOS differential pair structure.....	5
2.2.2 Level shift NMOS differential pair +NMOS differential pair structur.	7
2.2.3 Differential pairs that work in the weak inversion.....	11
Chapter III Design of the Ota.....	20
3.1 Introduction.....	20
3.2 Modified the transconductance.....	21
3.3 Linearity of differential pairs.....	24
3.3.1 THD.....	24
3.3.2 THD in saturation region.....	25

3.3.3 THD in weak inversion region.....	28
Chapter IV Design of Continuous-Time Gm-C Filters.....	32
4.1 Fundamental Concepts of Analog Filters.....	32
4.2 LC Ladder Simulation by Signal-Flow Graphs.....	33
4.2.1 Introduction of LC Ladder Filters.....	33
4.2.2 LC Ladder Simulation by Signal-Flow Graphs.....	34
4.3 Third-Order Low-Pass GM-C Filter.....	35
Chapter V Simulation and measurement.....	38
5.1 Introduction.....	38
5.2 Simulation Results of the OTA.....	38
5.3 Layout of the OTA and filter.....	42
5.4 measurement of the filter.....	44
Chapter VI conclusion.....	50

List of Figures

Fig. 1.1 The total GM of the n-channel and p-channel differential pair	2
Fig 1.2 Direct-conversion WCDMA receiver system	4
Fig 2.1 rail-to-rail ota (1)	7
Fig 2.2 rail-to-rail ota (2)	8
Fig 2.3 rail-to-rail ota (3)	9
Fig 2.4 GM of the rail-to-rail ota	11
Fig 2.5 Total Harmonic Distortion in different region	13
Fig 2.6 MOS subthreshold characteristics	14
Fig 2.7 input stage with current control	15
Fig 2.8 the GM of the different input common mode voltage without detect circuit	16
Fig 2.9 input stage with current control	18
Fig 3.1The modified level- shifter with a Vcm detection circuit	20
Fig 3.2 Simulation resof the proposed level-shift circuit	23
Fig 3.3 rail-to-rail transconductor	24
Fig 3.4 differential pairs (1)	26
Fig 3.5 differential pairs (2)	29
Fig 4.1 Resistively terminated lossless twoport	34
Fig 4.2 Resistively terminated ladder structure	34
Fig 4.3 uses Gm replace resistance	35
Fig 4.4 uses Gm and capacitance to replace inductance	35
Fig 4.5 third-order LC lowpass filter	36
Fig 4.6 third-order GM-C lowpass filter	36
Fig 4.7 common mode feedback	37
Fig 5.1(a) GM in different common-mode voltage	39

Fig 5.1(b) GM in different common-mode voltage	40
Fig 5.2(a) gain and phase of the transconductor	40
Fig 5.2(b) gain and phase of the transconductor	41
Fig 5.2(c) gain and phase of the transconductor	41
Fig 5.3 cut off frequency of the filter	42
Fig 5.4 cut off frequency of the filter	42
Fig. 5.5 THD in different common-mode voltage	42
Fig 5.6 layout of the filter	43
Fig 5.7 block diagram of the measuring the frequency response	44
Fig5.8(a)(b)(c) differential cut off frequency of the filter	46
Fig 5.9 block diagram of the measuring the THD	47
Fig 5.10 THD of the filter	48

