國 立 交 通 大 學

電信工程學系

Design and De-Embedding of On-Wafer

晶圓上微波測試結構之設計與去嵌

博士論文

Microwave Test Structures

研究生: 卓銘祥 (Ming-Hsiang Cho)

指導教授:吳霖堃 博士 (Dr. Lin-Kun Wu)

中 華 民 國 九十七 年 三 月

晶圓上微波測試結構之設計與去嵌

Design and De-Embedding of On-Wafer Microwave Test Structures

研究生: 卓銘祥 The Student: Ming-Hsiang Cho 指導教授:吳霖堃 博士 Advisor: Dr. Lin-Kun Wu

博士論文

A Dissertation

Submitted to Institute of Communication Engineering College of Electrical and Computer Engineering National Chiao Tung University in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy

> in Communication Engineering March 2008 Hsinchu, Taiwan, Republic of China

> > 中華民國九十七年三月

晶圓上微波測試結構之設計與去嵌

研究生:卓銘祥 | | | | | | | | | 指導教授:吳霖堃 博士

國立交通大學電信工程學系博士班

在本論文中,我們針對晶圓上元件特性分析提出一有系統的微波測試結構設計與去 嵌方法。首先,一種具長度可尺寸化之雜散去嵌技術將被提出以用於矽場效電晶體的散 射參數與雜訊特性分析。基於傳輸線理論與串級架構,此方法使用平面型開路、短路及 穿透等標準結構來估算雜散網路對於元件特性的影響。其中,具基底遮蔽之開路與短路 結構可以被用來模擬針墊的雜散效應,而穿透結構則可被用以有效率地移除位於場效電 品體閘極、汲極與源極端的內連線雜散效應。其次,一種適合用於全域元件模型化之具 幾何形狀可尺寸化之雜散去嵌技術亦被提出。此方法結合了雙埠網路的串級與並聯架 構,且只需一個反射與一個穿透的標準結構即可以移除場效電晶體周圍具任意長寬尺寸 的饋送網路。接著,我們更將可尺寸化之雜散去嵌方法運用到製程監測結構的射頻元件 特性分析方面。借助於遮蔽技術的使用,能將基底耦合效應降低並提高內連線的可尺寸 化特性。最後,一通用於射頻元件特性分析與製程監測的微型化測試結構亦被提出。此 一新型的佈局設計能將內連線上的電壓降減少至最低,並能防止元件遭受到電容性耦合 效應。此設計分別只需用到傳統晶圓上測試結構與切割線內測試結構所佔面積的百分之 三十六與四十。為驗證本研究中所提出的測試結構與去嵌技術,場效電晶體元件與相關 去嵌結構均被設計並製作於標準互補式金氧半製程中,且利用雙埠微波量測系統分析至 數百億赫茲頻段以上。而全波電磁模擬計算也被用來輔助測試結構的設計工作並驗證內 連線的可尺寸化與網路合併特性。相較於目前工業標準的開路-短路去嵌技術,本文所 提之系統化去嵌方法顯得非常節省面積與時間,且同時也保持著高準確度。而本文提出 之微型化測試結構亦被證實能得到與傳統測試結構相近之射頻特性。

Design and De-Embedding of On-Wafer Microwave Test Structures

Student: Ming-Hsiang Cho Advisor: Dr. Lin-Kun Wu

Department of Communication Engineering National Chiao Tung University Abstract

In this dissertation, we propose a systematic methodology of designing and de-embedding RF/microwave test structures for on-wafer device characterization. First, a length-scalable parasitic de-embedding technique for *S*-parameter and noise characterization of silicon MOSFETs is presented. Based on transmission-line theory and cascade configurations, this method uses planar open, short, and thru standards to estimate the effects of parasitic networks on the device characteristics. The substrate-shielded open and short standards can be used to simulate the probe-pad parasitics, and the thru standard can be used to efficiently remove the interconnect parasitics in gate, drain, and source terminals of the MOSFET. Second, a geometry-scalable parasitic de-embedding technique suitable for global device modeling is presented. This method combines the cascade and parallel configurations of two-port networks, and it uses only one reflect and one thru standard to remove the feeding networks with arbitrary geometry surrounding the MOS transistors. And then, we further apply the scalable de-embedding method to process monitoring test structures for RF device characterization. With the utilization of shielding technique, the substrate coupling can be reduced and the interconnect scalability can be improved. Finally, a miniature test structure for RF device characterization and process monitoring is also proposed. This new layout design can minimize the voltage drop across interconnects and can prevent the capacitive coupling to devices. It consumes only 36 % and 40 % chip area of the conventional on-wafer and in-line test structures, respectively. To validate the proposed test structures and de-embedding schemes, the MOSFETs and corresponding de-embedding structures were designed and fabricated in standard CMOS processes and characterized up to several tens of GHz with two-port microwave measurement systems. Full-wave electromagnetic simulations were also performed to design the test structures and to verify the interconnect scalability and network combinations. Compared with the industry-standard open-short method, the proposed methodology is much more area-efficient and time-saving, while still maintaining high accuracy. The RF characteristics of the proposed miniature test structure are shown to be in excellent agreement with those of the conventional ones.

Acknowledgement

I would like to acknowledge every person, company, and organization who has contributed to this dissertation. First, I wish to express my sincere gratitude to my advisor, Prof. Lin-Kun Wu, for his support and guidance during this research. In the past years, he taught me not only the technical skills, but also inspired me to be creative and thoughtful. Second, I am grateful to my colleagues and friends both in National Nano Devices Laboratories (NDL) and United Microelectronics Corporation (UMC), especially Dr. Guo-Wei Huang, Dr. Kun-Min Chen, Dr. Shih-Dao Wu, Yu-Min Teng, Victor Liang, Bigchoug Hung, Samny Huang, Gina Tzeng, Dr. Chune-Sin Yeh, Dr. David Chen, Ryan Lee, Guan-Shyan Lin, Meng-Fan Wang, An-Sam Peng, Tim Cheng, Jun-Hong Ou, Kiwi Hsu, Shih-Hsin Yeh, and Brad Twu. I have learned a great deal from all of you. In addition, I must greatly thank the staff members of NDL, UMC, and TSMC for the fabrication of samples. And of course thanks to Chia-Hua Hsieh and Chia-Sung Chiu for their fabrication support. Finally, I would like to thank my parents San-Tsai and Chin-Nu as well as my sisters Chia-Fang and Hsiu-Ni for their support and encouragement. Special thanks to my wife Xiao-Fang and my daughter Yeats for their love and patience over the years.

Table of Contents

List of Figures

Fig. 3.1 Illustration of the on-wafer MOSFET test structure and corresponding dummy structures for proposed geometry-scalable de-embedding method.……….…...44 Fig. 3.2 Suggested parasitic models for the proposed on-wafer test structures. (a) DUT. (b) Reflect dummy structure. (c) Thru dummy structure. .………………….….44 Fig. 3.3 Combination of two-port networks. (a) Cascade connection. (b) Parallel connection. ……………………………………………….…………………..…….45 Fig. 3.4 EM-simulated characteristic impedance versus frequency for different guided wave structures. (a) Single microstrip without shielding. (b) Single microstrip with shielding. (c) Shunt microstrips without shielding. (d) Shunt microstrips with shielding.……………….………………….…………………………....…….46 Fig. 3.5 Layout of the on-wafer MOSFET test structures and de-embedding structures for the open-short method [2] and proposed method. ……………..……...…….48 Fig. 3.6 Measured and calculated characteristic impedance versus frequency for thru dummy structures with different numbers of lines ($N = 1, 2, 4$ **, and 8). The pad parasitics of thru dummies were removed.….…..…….…………………...…….48 Fig. 3.7 De-embedded** *S***-parameters of the fixtured MOSFETs with different multiplier factors** ($M = 1, 2, 4,$ and 8) biased at $V_{GS} = 1.2$ V and $V_{DS} = 1.2$ V. (a) S_{11} . (b) S_{12} . **(c)** *S***21. (d)** *S***22. .…..…….…………………...………………………………………49 Fig. 4.1 Illustration of the conventional on-wafer test structures. ………………………57 Fig. 4.2 Illustration of the proposed in-line process monitoring test structures. ….……57 Fig. 4.3 EM-simulated forward coupling** *YFC* **and pad admittance** *YPAD* **of shielded and unshielded open dummy structures (***l* **= 150 – 400** µ**m). ……………..…………58 Fig. 4.4 EM-Simulated characteristic impedance (***ZC***) of shielded and unshielded interconnects (***S***g = 5 – 30** µ**m).………………………………………....…………58** Fig. 4.5 EM-Simulated characteristic impedance (Z_C) of shielded interconnects $(l =$ **200 – 500** µ**m).…………….…………………………....………………………..…59 Fig. 4.6 Suggested parasitic models for the RF test structures. ……………………....…59 Fig. 4.7 Interconnect parameters of the conventional on-wafer and proposed in-line thru dummy structures extracted using the scalable de-embedding method. (a) Complex characteristic impedance. (b) Complex propagation constant. …..…60 Fig. 4.8** *S***-parameters obtained from the conventional on-wafer and proposed in-line test structures using scalable de-embedding method and open-short de-embedding method.** (a) S_{11} . (b) S_{12} . (c) S_{21} . (d) S_{22} . The MOSFET was biased **at VG = VD = 2 V.…….…….…………………………....……...………………..…61 Fig. 5.1 Illustration of RF test structures for on-wafer device testing and in-line process monitoring. (a) Conventional on-wafer GSG test structure. (b) Conventional in-line GSG test structure. (c) In-line GSGSG test structure. (d) Proposed miniature GSG test structure. The width of interconnect is 9** µ**m and the**

estimated resistances of each interconnect for (a)-(d) are 0.27 Ω**, 0.86** Ω**, 0.32** Ω**, and 0.04** Ω**, respectively. ….….……………………....………..………………..…70 Fig. 5.2 Lumped equivalent-circuit representation of a fixtured MOS transistor for on-wafer device testing and in-line process monitoring. …..………………....…71 Fig. 5.3 Forward capacitive coupling between GSG RF Probes. Two Infinity probes were placed in air with different separation distances. The reference plane of each port was shifted to the probe tips using the short-open-load-thru calibration procedure...….………………………………………………...…....…71 Fig. 5.4 DC characteristics obtained from the on-wafer and in-line MOSFET test fixtures. ID-VD curves for VG = 0 – 1 V with 50 mV steps.……….……….…..…72 Fig. 5.5** *S***-parameters obtained from the on-wafer and in-line MOSFET test structures**

using standard open-short de-embedding method [2]. The MOSFETs were biased at $V_G = V_D = 1$ V and the *S*-parameters measurements were performed **from 0.1 GHz to 30 GHz. ………………………………………..………...…....…72**

Fig. 5.6 Current gain H21 as a function of frequency using standard open-short de-embedding method. The MOSFETs were biased at $V_G = V_D = 1$ V and the *S***-parameters measurements were performed from 0.1 GHz to 30 GHz. ….….73**

