### Introduction

#### **1.1 Development of display**

In recent years, with the development of display, the traditional cathode ray tube has been replaced by the flat-panel display in many applications. Liquid crystal display (LCD) is one of the popular displays. Especially, thin film transistor (TFT) liquid crystal display (LCD) is the most common display at present.

The amorphous silicon thin-film transistor (a-Si) TFT technology is mature and has been widely adopted for active matrix liquid crystal display (AMLCD) due to its low-cost fabrication, low processing temperature, and good uniformity of the electronic characteristic over large panel. As is well known, scan drivers are needed for selectively addressing different rows of pixels in a LCD array. A typical gate driver consists of shift registers (SRs), level shifters, and digital buffers. The shift register produces a single pulse signal from 0V to 5V, then the signal is amplified to -5V~25V by level shifter. Finally, the amplified signal is sent to digital buffer and released to scan line to control the TFT switches in pixels. In conventional LCD, as shown in Fig. 1.1-1, the gate driver is implemented external to the LCD back panel in complementary metal-oxide-semiconductor (CMOS) technology.

### 1.2 a-Si TFTs

Good electronic properties of a-Si:H such as a high photoconductivity [1-3], and the ability to achieve low cost deposition of the a-Si:H films at low temperatures over large surfaces were strong motivating factors for the employment of this material in large area electronics. Typical applications of a-Si:H include displays, digital scanners, fax machines, video cameras, medical x-ray imagers, and solar cells. In most of these applications, a-Si:H TFT [4] function either as simple switching elements in, for example, passive matrix imagers or, as active elements in electronic devices such as AMLCD and active matrix flat panel imagers (AMFPIs). For most of these applications, a high resolution, long lifetime, low power consumption and acceptable performance in adverse conditions are crucial.

#### **1.3** Integrated a-Si scan driver (ASGD)

In the past few years, the markets demand for high resolution images such as pictures, maps, and information-rich content on advanced portable personal digital assistants and mobile phones. However, higher resolution needs more external connections and driving ICs. The back panel gate drivers necessitate a large number of output pads which means a larger number of level-shifting buffers in CMOS adding to the driving ICs manufacturing cost significantly. As a result, the cost for driving ICs would be more expensive and it would be difficult to create more and more external pads in limited space.

In order to overcome the problem mentioned before, a integrated a-Si scan driver [5-14] for TFT-LCD should be a ideal solution for this problem, as shown in Fig. 1.3-1. Integrating driver circuits on the panel is important in LCD technology because it can not only reduce the cost of driver ICs, but also provides symmetric, narrow edges, which allow for a larger usable area for panel. Many researchers focus their attention on poly-Si technology for this purpose, since it provides superior device performance such as high mobility and more stable device characteristics for driving circuit [15-18], relative to a-Si TFT. However, the poor uniformity [19-21] and one additional crystallization process [22-26] of a-Si is needed for poly-Si. Recently, a-Si technology has been studied as a key solution for integration of gate drivers (row

drivers) on glass substrates, because it requires no additional processing and is also a technology well adapted for mass production.

#### 1.4 Instability of a-Si TFT

Although a-Si:H TFTs are economical, these devices have the disadvantages of metastable changes of threshold voltage after a prolonged application of gate bias stress called threshold voltage shift [27]. The creation of extra defect states in the band gap of a-Si:H close to the gate dielectric interface, and the charge trapping in the silicon nitride (SiN) gate dielectric are the most commonly considered instability mechanisms of threshold voltage [28-30]. As can be seen in Fig. 1.4-1(a), the most outstanding characteristic is an apparent positive parallel shift of the curve, when a positive bias is applied to the gate electrode of the TFT. The threshold voltage increases with respect to positive bias stress time with small changes of mobility and subthreshold slope. In contrast, the threshold voltage of TFTs decreases after the application of a negative bias stress as shown in Fig. 1.4-1(b) [12]. In addition to DC gate bias stress, the AC gate voltage stress also causes the threshold voltage shift in a-Si TFT [31]. Figure 1.4-2 shows the threshold voltage shift versus effective stress time under both positive and negative bias stress for different pulse conditions. The effective stress time is the accumulated time when the gate voltage is high (ON). For positive pulsed gate bias stress, threshold voltage shift  $(\Delta V_T)$  is slightly smaller than that for DC gate bias stress and does not depend apparently on gate bias pulse width. For negative pulsed gate bias stress,  $\Delta V_T$  has strong pulse width dependence, the wider the pulse width, the greater the magnitude of  $\Delta V_T$  [27].

The instability of a-Si TFT will reduce a circuit lifetime. For a-Si scan driver, it is composed of several TFTs that have different bias stress condition depending on their position in the gate driver circuit. Therefore, different bias stresses on TFTs leads to different changes in transistor characteristics. As the threshold voltage increases with operating time, the output of circuit becomes unreliable and failed finally. The insufficient lifetime of circuits has been the critical barrier preventing a-Si TFT scan driver from becoming a practical technology.

### 1.5 Thesis organization

Chapter 1 Introduction

- 1.1 Development of Display
- 1.2 Amorphous silicon TFTs
- 1.3 Integrated a-Si gate driver (ASGE
- 1.4 Instability of a-Si TFT
- 1.5 Thesis organization

### Chapter 2 Configuration of ASGD

- 2.1 Typical configuration
- 2.2 Proposed configuration
- 2.3 Function of buffer

Chapter 3 Proposed circuits

- 3.1 Low Pull-Down Voltage (LPDV) ASGD
- 3.2 Advanced Low Pull-Down Voltage (ALPDV) ASGD
- 3.3 Robust Low Pull-Down Voltage (RLPDV) ASGD
- 3.4 The critical TFTs in circuit RLPDV ASGD
  - 3.4.1 The Lifetime of  $M_5$  and  $M_7$
  - 3.4.2 The Lifetime of  $M_8$

### Chapter 4 Conclusion

24.23

### **Configuration of ASGD**

#### 2.1 Typical Configuration

Figure 2.1-1 (a) shows the block diagram of a unit circuit in a conventional gate driver using a-Si TFT, which works as a shift register [5-14]. By arrangement of TFTs, circuit1 produces a single pulse signal to  $P_1$  node and circuit2 provides another complementary signal of  $P_1$  for  $P_2$  node, as shown in Fig. 2.1-1 (b). Each unit provides a high voltage output during one horizontal time in one frame time, keeping the gate lines connected to it at a high voltage state and charging pixels controlled by the gate line to given data levels. After the pixels are charged, the gate line is kept low to store the charge in the pixels. In TFT-LCD, the gate lines are maintained at low voltage almost constantly during operation. To stabilize the gate line in a low voltage state, the pull-down transistor remains turned-on. Since each TFT has a different bias stress condition depending on its position in the gate driver circuit, these different bias stresses lead to different changes in transistor characteristics. The P<sub>2</sub> node in the gate driver of Fig.2.1-1 (a) is biased high nearly all the time as show in Fig. 2.1-1 (b), which causes a severe threshold voltage shift in the transistor whose gate electrode is connected to the P<sub>2</sub> node. Therefore, to increase the lifetime of gate drivers, minimizing the threshold voltage shift of TFTs whose gate electrode is connected to the  $P_2$  node is critical. For instance, Figure 2.1-2 (a) and figure 2.1-2 (b) show the typical a-Si scan driver and its clock driving scheme, respectively [5]. The corresponding overall structure on array panel is shown in Fig. 2.1-3. The complete structure needs three clocks and two of them are used in each shift register stage. In

this typical reference circuit, the pull-down TFT  $M_6$  is stressed by about 20V DC voltage during one fram time. As shown in Fig. 2.1-4, the gate voltage  $V_{P2}$  of  $M_6$  has 5V AC voltage appended to 20V DC bias. Therefore, the threshild voltage of  $M_6$  will shift seriously after a short operating time [29]. The pull-down system will collapse before long. Finally, the wave shape of output voltage will be failed.

#### 2.2 Proposed Configuration

Figure 2.2-1 shows a simple block diagram of the proposed configuration for gate driver circuit and the timing diagram for the two nodes signals of pull-up and pull-down TFTs. In the new circuit, the bias stress condition for the transistor at the  $P_2$  node can be changed from near DC bias as in Fig. 2.1-1 (a) to almost no stressing bias by means of another pull-down structure. Using the combination of TFTs and clocks, circuit1 in Fig. 2.2-1 (a) produces a single pulse for pull-up TFT and circuit2 in Fig. 2.2-1 (a) produces a shifted single pulse for pull-down TFT. Thus, the duty ratio of the gate voltage on the pull-down TFT is reduced from almost 100% to almost 0%. In other words, the critical pull-down TFT is prevented from large DC stress even when output voltage is low. However, this operation will cause floating at the output node. The floating output can not be connected to the scan bus directly because of the couple from data bus. Therefore, the next buffer stage is required.

#### 2.3 The Buffer Stage

For the buffer stage, the function is to provide the path against the noise coming from panel and keep the data voltage stored in pixel. In other words, the buffer has to be a static logic circuit and the output node is not allowed to be floating. Consequently, one TFT should keep on even when the gate bus is not selected. This TFT will suffer from a long DC stress. Even though this DC bias can not be totally avoided, it can be minimized as possible. In the proposed buffer stage, as shown in Fig. 2.3-1 (a), an NMOS inverter is formed by  $M_1$  and  $M_2$ . The input voltage is  $V_{out}$  and the output voltage is  $V_{P1}$  for the mentioned NMOS inverter. When  $V_{out}$  is logic-zero state,  $V_{P1}$  will be logic-one state. Therefore, the path of anti-noise  $M_3$  will keep on while  $V_{out}$  is off state. In order to fix a little gate voltage of  $M_3$ ,  $M_1$  and  $M_2$  are used to be two resistors by their W/L ratio. Thus, the pull-down path is  $M_3$  and its bias voltage is set to near 5V by an additional 1V power supply. By this way, the TFTs in the buffer are subject to little DC stress, while the gate bus is constantly driven to resist the coupling noise. Figure 2.3-1 (b) shows the timing diagram for  $V_{out}$  and  $V_{P1}$ , where  $V_H$ ' is much lower than  $V_H$ .



### **Proposed Circuits**

### 3.1 Low Pull-Down Voltage (LPDV) ASGD

Figure 3.1-1 (a) and figure 3.1-1 (b) show the first version of the proposed circuit and the corresponding clock driving scheme, respectively. The proposed circuit includes shift register stage and buffer stage. The arrangement of clocks for the proposed circuit is shown in Fig. 3.1-2. It needs six clocks and four of them are used in each shift register stage. The shift register stage is to provide a correct shifted pulse signal. In the proposed shift register, upon the input pulse, during the period  $T_1$ , capacitors  $C_1$  and  $C_5$  will be charged to logic-one voltage because  $M_1$  and  $M_6$  are turned on by  $\Phi_1$  and  $\Phi_2$ . So the nodes Pa and Pc are high voltages in T<sub>1</sub> period. In the period T<sub>2</sub>, the pull-up TFT M<sub>3</sub> and M<sub>9</sub> will be turned on by  $\Phi_1$  bar while the output voltage is high. The TFTs M<sub>6</sub> and M<sub>5</sub> are turn off by  $\Phi_2$  and  $\Phi_3$ , respectively. The Pc node is still high voltage during  $T_2$  period. And then, after aonother clock, during the period T<sub>3</sub>, the signal of  $\Phi_3$  is logic-one, so the Pd node is charged to high voltage by the Pc node, and TFT M<sub>4</sub> will turn on to pull the output voltage down. Thus, the two TFTs M<sub>3</sub> and M<sub>9</sub> will go off while the output voltage is low. As shown in Fig.3.1-3, the gate voltage V<sub>Pd</sub> of pull-down TFT M<sub>4</sub> goes back to low in quickly. Thus, the duty ratio of the gate voltage on the pull-down TFT is reduced from almost 100% to almost 0%. In other words, the critical pull-down TFT  $M_4$  is prevented from large DC stress even when output voltage is low. However, this operation will cause floating at the output node. The floating output can not be connected to the scan bus directly because of the noise coupled from data bus. Therefore, the next buffer stage is required.

As mentioned in chapter 2.3, the function of the buffer stage is to provide the path against the noise coming from panel and keep the data voltage stored in pixel. Consequently,  $M_8$  should keep on even when the gate bus is not selected. This TFT will suffer from a long but small DC stress. As shown in Fig. 3.1-3, the gate-source voltage of  $M_8$  is stressed by a 5V DC bias. Therefore,  $M_8$  can have a long lifetime while the circuit keeps operating.

Table 3.1-1 lists the stress conditions for every TFT in LPDV ASGD at stady state. In table 3.1-1, the stress types can be classified into AC and DC stresses. Among the TFTs which are stressed by AC voltage,  $M_3$  is the critical one because of not only the most severe  $\Delta V_T$  tolerance for the circuit but thee high AC stress of -30V at the gate, where  $\Delta V_T$  tolerance is the threshold voltage shift that causes malfunction of the circuit. For the same reason,  $M_9$  is the critical TFT for the DC stress case.

For proposed LPDV ASGD, as many as eleven TFTs are used and thus a large layout area is required. In addition, as shown in Fig. 3.1-3, the swing of output voltage is not steep enough. Furthermore, the TFT M<sub>9</sub> is stressed at a large negative DC voltage which will induce a seriously threshold voltage shift. In order to correct these disadvantages, a second shift register is proposed and will be introduced in next section.

#### 3.2 Advanced Low Pull-Down Voltage (ALPDV) ASGD

Figure 3.2-1 (a) and figure 3.2-1 (b) show the second proposed circuit and its clock driving scheme, respectively. The proposed ALPDV ASGD includes shift register stage and buffer stage. The corresponding overall structure on array panel is shown in Fig.3.2-2. The complete structure needs two clocks and all of them are used in each shift register stage. In shift register stage, after the input pulse,  $M_1$  and  $M_4$  are turned on by clock  $\Phi_1$  and  $P_1$  will be charged during the period  $T_1$ . One clock later, in

the T<sub>2</sub> period, the pull-up TFTs M<sub>2</sub> will pull the output voltage up to logic one voltage by clock  $\Phi_2$  while the signal of is  $\Phi_2$  high. And then, during the T<sub>3</sub> period, the P<sub>1</sub> node is discharged because of the logic-one of clock  $\Phi_1$ . The TFT M<sub>2</sub> will go off and the TFT M<sub>3</sub> will turn on to pull the output voltage down while clock  $\Phi_1$  is high voltage. Figure 3.2-3 shows the simulated wave diagram for some important nodes in circuit ALPDV ASGD. In order to level down the AC stress voltage for pull-down TFT M<sub>3</sub>, an additional 10V DC power supply V<sub>DD</sub> is appended to shift register stage. Using the coupling effect of clock  $\Phi_1$  on TFT M<sub>4</sub> [32], the swing of AC stress on gate voltage V<sub>P2</sub> can be decrease to about 15V, as shown in Fig. 3.2-3.

Table 3.2-1 shows the stress condition for every TFT in ALPDV ASGD at stady state. In table 3.2-1, the TFTs M<sub>5</sub>, M<sub>6</sub> and M<sub>7</sub> are less important because they have small DC stress and very large  $\Delta V_T$  tolerance attribute to the clock pull-down signal on V<sub>P2</sub>. The other four TFTs all have significant AC stress on gate. Especially, TFT M<sub>2</sub> has about -30V AC stress on gate-drain voltage and only -4V  $\Delta V_T$  tolerance. So M<sub>2</sub> is the critical TFT in circuit ALPDV ASGD. Compared with LPDV ASGD, there are only seven TFTs used in ALPDV ASGD. And further, as shown in Fig. 3.2-3, the wave of output voltage is sharper. In addition, the stress situration for M<sub>2</sub> in ALPDV ASGD is better than that for M<sub>9</sub> in LPDV ASGD. Nevertheless, the  $\Delta V_T$  tolerance of M<sub>2</sub> is not wide enough and TFTs have significant AC stress in ALPDV ASGD. This might reduce the reliability for circuit ALPDV ASGD will be proposed in next section.

#### 3.3 Robust Low Pull-Down Voltage (RLPDV) ASGD

Figure 3.3-1 (a) and figure 3.3-1 (b) show the final version of the latest proposed circuit in this work and its clock driving scheme, respectively. The proposed RLPDV ASGD includes shift register stage and buffer stage. The corresponding overall

structure on array panel is shown in Fig.3.3-2. The complete structure needs two clocks and one of them is used in each shift register stage. Upon the input pulse, during the period  $T_1$ , the  $P_1$  node will be charged and the output voltage is low while the signal of  $\Phi_1$  is low. One clock later, the two pull-up TFTs M<sub>2</sub> and M<sub>8</sub> will pull the output voltage up to logic one voltage in T<sub>2</sub> period. In the T<sub>3</sub> period, the P<sub>1</sub> node is discharged by signal  $V_{n+1}$  while the gate voltage of  $M_4$  is high. Therefore, The TFTs M<sub>2</sub> and M<sub>8</sub> will go off and the TFT M<sub>3</sub> will turn on to pull the output voltage down. The corrsponding wave diagram is shown in Fig. 3.3-3. The gate voltage of pull-down TFT  $M_3$  goes back to low in a very short period because of the  $V_{n+1}$  signal. Thus, the critical pull-down TFT M<sub>3</sub> is prevented from a large DC stress even when output voltage is low. The effect of TFT M<sub>8</sub> is to protect TFT M<sub>2</sub>. The TFT M<sub>2</sub> is protected from a large negative AC gate bias because the screen of M8. In addition, the noise of output voltage induced by leakage of the pull-up TFT is suppressed. Therefore, the  $\Delta V_T$  tolerance for pull-up TFT will increase. For the output signal of RLPDV ASGD, it is still floating, so the buffer stage is in demand. The function of the buffer stage is mentioned before and its operation is the same with LPDV ASGD and ALPDV MILLION IN ASGD.

Table 3.3-1 shows the stress condition for every TFT in RLPDV ASGD at stady state. Look the TFTs  $M_1$ ,  $M_2$ ,  $M_3$ ,  $M_4$ ,  $M_6$ , no matter what kind stress of them, the stress voltage is quite snall; moreover, they all have broad  $\Delta V_T$  tolerance. Therefore, the reliability for TFTs  $M_1$ ,  $M_2$ ,  $M_3$ ,  $M_4$ ,  $M_6$  are less important than that for  $M_5$ ,  $M_7$ and  $M_8$  in RLPDV ASGD.  $M_5$ ,  $M_7$  and  $M_8$  are the three critical TFTs. First, keep an eye on  $M_5$  and  $M_7$ . They have almost DC gate bias stress about 5V and 4V  $\Delta V_T$ tolerance. The 4V  $\Delta V_T$  tolerance looks little, but it will be confirmed that is a large tolerance for 5V DC stress in chapter four. Second, the stress siturations for  $M_8$  are about -20V AC gate-drain volatge and -8V  $\Delta V_T$  tolerance. Compare  $M_8$  with the pull-up TFT M<sub>2</sub> in ALPDV ASGD, the  $\Delta V_T$  tolerance of M<sub>8</sub> is twice as big as that of M<sub>2</sub> and the stress voltage is reduced from -26V AC gate-drain volatge to -20V AC gate-drain volatge. Furthermore, in circuit RLPDV ASGD, there is no large positive AC gate bias such like clock  $\Phi_1$  in circuit ALPDV ASGD. Consequently, the reliability of RLPDV ASGD is much better than that of LPDV ASGD and ALPDV ASGD. The lifetime for proposed circuit RLPDV ASGD will be evaluated in next chapter.

### 3.4 The critical TFTs in circuit RLPDV ASGD

For proposed circuit RLPDV ASGD, as explained in the last section of chapter 3,  $M_5$ ,  $M_7$  and  $M_8$  are three critical TFTs because of their high stress voltage and low  $\Delta V_T$  tolerance. Therefore, the reliability for thease three key TFTs dominate the lifetime of the proposed circuit. In cause of predicting the lifetime for circuit RLPDV ASGD, these three key TFTs are analyzed in this chapter.

1896

#### 3.4.1 The Lifetime of the critical TFTs with DC stress

From table 3.3-1, the stress voltage and  $\Delta V_T$  tolerance for the two crytical TFTs  $M_5$  and  $M_7$  in buffer stage are 5V DC voltage and 4V, respectively. The Id-Vg curve of them will parallel shift with the operating time, as shown in Fig. 3.4-1. Furthermore, when the magnitude of shifted threshold voltage reaches to 4V, the unreliable output will exhibits and then the function of circuit is failed. Figure 3.4-2 shows the wrong output of the proposed circuit RLPDV ASGD while the threshold voltage shift in  $M_5$  and  $M_7$  is 4V. For the buffer stage, the pull-down path will not function if the two crytical TFTs can not be turned on because of the 4V  $\Delta V_T$  shift. In such a case the leakage current from the shift register stage charges  $C_{load}$  and thus, the output voltage in the off period goes up, as shown the in Fig. 3.4-2. According to the reported paper

[27],  $V_T$  shift for DC stress follows a power law with gate-voltage stress and time as mapped in the following equation:

$$\Delta \mathbf{V}_{\mathrm{T}}(\mathbf{t}) = \mathbf{A} |\mathbf{V}_{\mathrm{ST}} - \mathbf{V}_{\mathrm{Ti}}|^{\alpha} \mathbf{t}^{\beta}$$
(1)

where  $V_{ST}$  is the stress voltage (gate to source voltage),  $V_{Ti}$  is the initial threshold voltage, A,  $\alpha$ ,  $\beta$  are constants. To realize how long the  $\Delta V_T$  of a TFT does reach to 4V under 5V DC stress, the reliability measurement and data curve fitting were done. Figure 3.4-3 shows the curve of  $\Delta V_T$  versus stressing time for 5V DC stress and the fitting result for equation (1). According to the fitting curve in Fig. 3.4-3, the three parameters, A,  $\alpha$ ,  $\beta$  for M<sub>5</sub> and M<sub>7</sub> were extracted, and listed in table 3.4-1. For the  $\Delta V_T$  of 4V, accordingly, the lifetime of M<sub>5</sub> and M<sub>7</sub> were predicted to be about 7.6 years.

### 3.4.2 The Lifetime of the critical TFT with AC stress

According to table 3.3-1, the TFTs used in shift register stage are stressed by AC voltages. Among these TFTs, M<sub>8</sub> is the most critical one in shift register stage because it has the largest AC stress on gate-drain voltage and the narrowest  $\Delta V_T$ tolerance, which are -20V AC gate-drain voltage and -8V, respectively. For the shift register stage, the TFT M<sub>8</sub> is continuously stressed by -20V AC gate-drain voltage corresponding to clock  $\Phi_1$  or  $\Phi_2$ . Therefore, the threshold voltage of M<sub>8</sub> will decrease and the Id-Vg curve of the TFT M<sub>8</sub> will parallel negatively shift with the stressing time [33], as shown in Fig. 3.4-4. When the V<sub>th</sub> of M<sub>8</sub> negatively shift, the TFT will be normally on and equivalent to one capacitor. Then, the voltage on P<sub>1</sub> node is affected by  $\Phi_1$  through the M<sub>8</sub> capacitor and the overlape capacitance of M<sub>2</sub>. Finally, the output voltage will be coupled through C<sub>1</sub> and possibly failed. Figure 3.4-5 shows the bad output of the proposed circuit RLPDV ASGD while the threshold voltage shift in M<sub>8</sub> is -8V. When the output voltage is possibly failed, the off-state for gate voltage in pixel TFT is affected. Therefore, the  $V_{com}$  compensation in LCD panel is not correct and the DC residue will exhibit. According to the previous paper [27],  $V_T$  shift for AC stress follows another power law with gate-voltage stress, time, and duty cycle as mapped in the following equation:

$$\Delta \mathbf{V}_{\mathrm{T}}(\mathbf{t}) = \mathbf{A}^{\cdot} \left( \mathbf{V}_{\mathrm{ST}} - \mathbf{V}_{\mathrm{Ti}} \right)^{\alpha} \left[ \mathbf{t} \cdot (\mathbf{1} - \mathbf{D}\mathbf{c}) \right]^{\beta}$$
(2)

where  $V_{ST}$  is the stress voltage (gate to source voltage),  $V_{T1}$  is the initial threshold voltage, A',  $\alpha'$ ,  $\beta'$  are constants, and Dc is the duty cycle of the stressing voltage. To estimate the lifetime of TFT M<sub>8</sub>, the reliability measurement and data curve fitting were done. Figure 3.4-6 shows the measurement of  $\Delta V_T$  versus stressing time under -20V AC stress and the fitting result for formula (2). Base on the fitting curve of formula (2) in Fig. 3.4-6, the three parameters, A',  $\alpha'$ ,  $\beta'$  for M<sub>8</sub> can be extracted, as shown in table 3.4-2. Substituting -8V for  $\Delta V_T$  in left side of formula (2) and the data in table 3.4-2 for the three parameters, A',  $\alpha'$ ,  $\beta'$  in right side formula (2). Finally, it can be predicted that the lifetime of TFT M<sub>8</sub> is about 15131 hours, which is about 1.73 years.

### Conclusion

A new a-Si scan driver is developed to be integrated on array panel. A highly reliable amorphous silicon thin film transistor gate driver circuit is achieved. The TFTs in the proposed circuit are subject to almost no DC stress except the critical DC stress condition with reduced voltage of 5V. According to the reliability measurement data of the a-Si TFTs, the lifetime of proposed circuit RLPDV ASGD is evaluated and it is estimated to over 1.7 years.





Fig. 1.3-1 A structure of back panel integrate a-Si scan driver.



(b)

Fig. 1.4-1 Threshold voltage shift of a-Si TFTs with various bias stress times (a) Vgs = +25V and (b) Vgs = -25V. [SID05, P-172L]



Fig. 1.4-2  $\Delta V_T$  versus effective stress induced by positive and negative gate bias stress for different pulse conditions. The effective stress time is the accumulated time when the gate voltage is high (ON). [Jpn. J. Appl. Phys. Vol. 37 (1998) Pt. 1, NO.9A]



Fig. 2.1-1 (a) Schematic block diagram of conventional gate driver unit using a-Si TFT and (b) timing diagram on  $P_1$  and  $P_2$  nodes in the circuit.





Fig. 2.1-2 A typical scan driver cricuit. (a) schematics (b) clock driving scheme



Fig. 2.1-3 Overall structure of typical circuit on array panel.





Fig. 2.2-1 (a) Schematic block diagram of proposed a-Si TFT gate driver and (b) timing diagram on  $P_1$  and  $P_2$  nodes in the circuit.



Fig. 2.3-1 (a) The circuit diagram for buffer stage and (b) timing diagram on  $P_1$  and  $P_2$  nodes in the circuit.





(b)

Fig. 3.1-1 The proposed scan driver cricuit LPDV ASGD . (a) schematics (b) clock driving scheme



Fig. 3.1-2 Overall structure of LPDV ASGD on array panel.



Fig. 3.1-3 The simulated results at some nodes in LPDV ASGD.

TFT	Vgs (V)	Vds(V)	AC/DC	ΔVt Tolerance	
M1	-3/+30 (50%)	-3/0 (50%)	AC	6.5V	
M2	+5/+27 (50%)	0/+5 (50%)	AC	6.5V	
M3	-6/+2 (50%)	0/+30 (50%)	AC	- 3V	
M4	-3/0 (25%)	0.8/+1 (25%)	AC	>15V	
M5	+3/+30 (25%)	0/+3 (25%)	AC	>15V	
M6	0/+30 (25%)	0/+0.6 (25%)	AC	>15V	
M7	0	+10	DC	- 5V	
M8	+10	0	DC	4V	
M9	+0.6	+40	DC	- 3.5V	
M10	0	5 1896	DC	>15V	
M11	+0.3	+0.3	DC	4V	
A PROPERTY AND A PROPERTY					

Table 3.1-1Stress conditions for every TFT in LPDV ASGD. (50%) means the 0.5duty ratio and (25%) means the 0.25 duty ratio.

28



Fig. 3.2-1 The proposed scan driver cricuit ALPDV ASGD . (a) schematics (b) clock driving scheme





TFT	Vgs (V)	Vds(V)	AC/DC	$\Delta$ Vt Tolerance
M1	-3.37/+30 (50%)	-3.35/+0.01 (50%)	AC	7V
M2	-0.03/+3.03 (50%)	0/+29.6 (50%)	AC	- 4V
M3	-1.37/+15 (50%)	-0.15/+2.29 (50%)	AC	10V
M4	+1.42/+15 (50%)	-0.01/+16.4 (50%)	AC	7V
M5	+0.15/+0.26 (50%)	+0.15/+0.26 (50%)	AC(~DC)	>15V
M6	+5.7/+5.82 (50%)	0/+0.33 (50%)	AC (~DC)	>10V
M7	0/+0.33 (50%)	+5.7/+5.82 (50%)	AC (~DC)	15V
2 Martin Martin				

Table 3.2-1Stress conditions for every TFT in ALPDV ASGD. (50%) means the 0.5duty ratio.



Fig. 3.3-1 The proposed scan driver cricuit RLPDV ASGD . (a) schematics (b) clock driving scheme



Fig. 3.3-2 Overall structure of RLPDV ASGD on array panel.



Fig. 3.3-3 The simulated results at some nodes in RLPDV ASGD.

TFT	Vgs (V)	Vds(V)	AC/DC	$\Delta$ Vt Tolerance
M1	-2.89/+0.56 (50%)	-2.89/+0.56 (50%)	AC	12V
M2	-0.014/+5.47 (50%)	+ 0.466/+5.94 (50%)	AC	12V
M3	0	0/0.36 (50%)	AC	12V
M4	0	-0.55/+2.92 (50%)	AC	>15V
M5	+5.62/+5.95 (50%)	+5.62/+5.95 (50%)	AC (~DC)	4V
M6	+0.06+/0.4 (50%)	+5.75/+5.85 (50%)	AC (~DC)	>15V
M7	+5.75/+5.85 (50%)	0/+0.6 (50%)	$AC (\sim DC)$	4V
M8	+1.17/+2.84 (50%)	+2.84/+25 (50%)	AC	- 8V

Table 3.3-1Stress conditions for every TFT in RLPDV ASGD. (50%) means the 0.5duty ratio.









Fig. 3.4-3 Vth shift versus stressing time for 5V DC bias and fitting curve of formula .



Table 3.4-1 Extracted parameters from  $\Delta V_T$  induced by positive 5V DC bias-stress.

Vgs	А	α	β
5V (DC)	0.01	2.0763	0.18786





Fig. 3.4-5 The simulated result of proposed circuit RLPDV ASGD when the threshold shift of  $M_8$  is -8V.



Table 3.4-2 Extracted parameters from	$\Delta V_T$ induced by positive -20V AC bias-stress.
---------------------------------------	-------------------------------------------------------

Vgd	$A^{-}$	α	β <sup>-</sup>	Dc
-20V (AC-33KHz)	$2 \times 10^{-4}$	1.737	0.33835	0.5

#### Reference

[1] 1. R. C. Chittick, J. H. Alexander, and H. F. Sterling, "The preparation and properties of amorphous silicon," J. Electrochem. Soc., vol. 116, p. 77, 1969.

[2] P. G. Le Comber and W. E. Spear, "Electronic transport in amorphous silicon films," Phys. Rev. Lett., vol. 25, no. 8, pp. 509-511, Aug. 1970.

[3] W. E. Spear, R. J. Loveland, and A. Al-Sharbaty, "The temperature dependence of photoconductivity in a-Si," J. Non-Cryst. Solids, vol 15, pp. 410-422, 1974.

[4] P. G. Le Comber, W. E. Spear, and A. Ghaith, "Amorphous silicon field effect device and possible application," Electron. Lett., vol. 15, pp. 179-81, Mar. 1979.

[5] Dora Plus, "shift register useful as a select line scanner for liquid crystal display,"
 U.S. Patent 5,222,082, Jun 1993.

[6] Ruquiya I. A., "phase clocked shift register with cross connecting between stages,"U.S. Patent 5,434,899, Jul 1995.

[7] J. Jeon et al, "ASG(Amorphous Silicon TFT Gate driver circuit) Technology for Mobile TFT-LCD Panel," IMID, 2004.

[8] R.G. Stewart et al, "circuit design for a-Si AMLCDs with integrated drivers," SID, 1995.

[9] Jin Jeon et al, "integrated a-Si gate driver circuit for TFT-LCD panel," SID, 2004.
[10] H. R. Han, J. F. Tsai, Y. L. Jou, W. T. Liao, and W. C. Wang, "Reliable Integrated a-Si Scan Driver (RASD) for 2.47" VGA a-Si TFT-LCD," IDW/AD '05, AMD11-2, pp. 1019-1022.

[11] A. Kumar, S. Sambandan, K. Sakariya, P. Servati, and A. Nathan, "Amorphous Silicon Shift Registers for Display Drivers," J. Vac. Sci. Technol. A, Vol. 22, No. 3, May/Jun 2004.

[12] S. Y. Yoon, Y. H. Jang, B. Kim, M. D. Chun, H. N. Cho, N. W. Cho, C. Y. Sohn,S. H. Jo, C. D. Kim and I. J. Chung "Highly Stable Integrated Gate Driver Circuit

using a-Si TFT with Dual Pull-down Structure," SID 05 DIGEST, P-172L/S.

[13] C. C. Wei, W. C. Lin, S. H. Lo, C. J. Chang, and Y. E. Wu, "Integrated Gate Driver Circuit Using a-Si TFT," IDW/AD '05, AMD11-3.

[14] Y. H. Jang, "Instability of Integrated Shift Register Circuits Using Hydrogenated Amorphous Silicon Thin Film Transistors," Japanese Journal of Applied Physics, Vol. 45, No. 9A, 2006, pp. 6806–6811.

[15] F. Yasumori, I. Yasunori, U. Toru, and K. Hideo, "Poly-Si TFT process for high speed CMOS circuits applicable to HDTV LCDs," Shapu Giho/Sharp Technical Journal, n 59, Aug, 1994, p 29-33

[16] T. Masaru (Hitachi Ltd, Hitachi-shi, Ibaraki-ken, Japan), "CMOS circuits for peripheral circuit integrated poly-Si TFT LCD fabricated at low temperature below 600°C," IEEE Transactions on Electron Devices, v 38, n 6, Jun, 1991, p 1303-1309
[17] N. Takashi, K. Masao, H. Hirotaka, N. Kazuo, T. Norio, F. Hisao, T. Junsei, and M. Tomonobu, "Low-temperature poly-Si TFT-LCD with an integrated analog circuit," Journal of the Society for Information Display, v 10, n 3 SPEC., 2002, p 203-207

[18] O. Jun-Ichi (Hitachi Ltd, Hitachi, Jpn); T. Masaru, "Peripheral circuit integrated poly-Si TFT LCD with gray scale representation," IEEE Transactions on Electron Devices, vol. 36, n 9 pt 1, Sep, 1989, p 1923-1928

[19] V. W. Chan, P. C. H. Chan and C. Yin, "The effects of grain boundaries in the electrical characteristics of large grain polycrystalline thin-film transistors" IEEE Electron Devices, Vol. 49, pp.1384-1391, 2002.

[20] Jung, Y.H. Yoon, J.M.; Yang, M.S.; Park, W.K.; Soh, H.S.; Cho, H.S.; Limanov, A.B.; Im, J.S. "The dependence of poly-Si TFT characteristics on the relative misorientation between grain boundaries and the active channel," Materials Research Society Symposium - Proceedings, v 621, 2000, p Q9141-Q9146

[21] Chen, Hung-Tse; Chen, Yu-Cheng; Tsai, Po-Hao; Lin, Jia-Xing; Chen, Chi-Lin; Chang, C. Jason "The dependence of grain boundary location on low temperature poly-Si thin-film transistors," International Display Manufacturing Conference IDMC'05, 2005, p 55-57

[22] Chen, Tien-Fu (Institute of Electronics, National Chiao-Tung University); Yeh, Ching-Fa; Lou, Jen-Chung "Investigation of grain boundary control in the drain junction on laser-crystalized poly-Si thin film transistors," IEEE Electron Device Letters, Vol. 24, n 7, July, 2003, p 457-459

[23] S. Kazuhiro, S. Osamu, and M. Masakiyo, "High-mobility poly-Si TFT's fabricated by a novel excimer-laser crystallization method," IEEE Transactions on Electron Devices, v 39, n 11, Nov, 1992, p 2664-2665

[24] Shirai, Seiti; Serikawa, Tadashi 'Electrical analysis of high-mobility poly-Si TFT's made from laser-irradiated sputtered Si films," IEEE Transactions on Electron Devices, v 39, n 2, Feb, 1992, p 450-452

[25] Sakuragi, S. (Sumitomo Heavy Industries Ltd.); Kudo, T.; KYamazaki; Asano, I. "High field mobility poly-Si TFTs fabricated by advanced lateral crystal growth using double-pulsed annealing system," IDW/AD'05, p 965-968.

[26] Chen, Tien-Fu (Institute of Electronics, National Chiao-Tung University); Yeh, Ching-Fa; Lou, Jen-Chung, "Investigation of grain boundary control in the drain junction on laser-crystalized poly-Si thin film transistors," IEEE Electron Device Letters, Vol. 24, n 7, July, 2003, p 457-459

[27] C. S. Chiang, J. Kanicki, and K. Takechi, "Electrical Instability of Hydrogenated Amorphous Silicon Thin-Film Transistors for Active-Matrix Liquid-Crystal Display," Jpn. J. Appl. Phys. Vol. 37 (1998) pp.4704-4710.

[28] M. J. Powell, "Charge trapping instabilities in amorphous silicon-silicon nitride thin-film transistors," Appl. Phys. Lett., vol. 43, no. 6, pp. 597-599, Sep. 1983.

[29] M. J. Powell, C. van Berkel, I. D. French, and D. H. Nicholls, "Bias dependence of instability mechanisms in amorphous silicon thin-film transistors," Appl. Phys. Lett., vol. 51, no. 16, pp. 1242-1244, Aug. 1987.

[30] A. R. Hepburn, J. M. Marshall, C. Main, M. J. Powell, and C. van Berkel, "Metastable defects in amorphous Silicon thin-film transistors," Phys. Rev. Lett., vol. 56, no. 20, pp. 2215-2218, May 1986.

[31] C. Y. Haung, T. H. Teng, J. W. Tsai, and H. C. Cheng, "Instability mechanisms of hydrogenated amorphous silicon thin film transistors under AC bias stress," Jpn. J. Appl. Phys. Vol. 39 (2000) pp.3867-3871.

[32] J. P.Uyemura, CMOS Logic Circuit Design. Norwell, MA: Kluwer,1999, pp. 319-324.

[33] K. S. Karim, A. Nathan, M. Hack, and W. I. Milne "Drain-Bias Dependence of Threshold Voltage Stability of Amorphous silicon TFTs," IEEE Electron Device Letters, VOL.25, NO.4 April 2004.

[34] M. Takabatake, M. akoto Tsumura, and Y. Nagae "Consideration of Feed-Through Voltage in Amorphous-Si TFT's," IEEE Transactions on Electron Devices, v 40, n 10, Oct, 1993, p 1866-1870