

# 不同高介電常數與傳統低溫介電層應用於低溫 複晶矽薄膜電晶體之比較

學生：呂宜憲

指導教授：趙天生 博士

簡昭欣 博士

國立交通大學

電子物理學系碩士班



本論文中,擁有高效能P型通道薄膜電晶體以不同的高介電係數介電層材料(包括二氧化鈦 ( $\text{HfO}_2$ )、鈦矽酸鹽 ( $\text{Hf-silicate}$ ) 被提出,以金屬-有機汽相沉積的高介電係數介電層與傳統二氧化矽 (TEOS-Oxide)介電層在低溫環境中被製作出來,以相同物理厚度比較作為我們的主軸,並且研究其效應與可靠度。我們發現高介電常數在電性的表現上有著普遍性的增長:包括了較低的臨界電壓、較好的次臨界特性、較高的驅動電流;最主要原因在於高介電常數介電層有較高的電容密度,使得多晶矽結晶邊界的載子缺陷能快速被填滿,因而多

晶矽電晶體存在的暫態時間較為縮短。然而二氧化鈣介電層的場效遷移率卻是較低的，並且在關閉狀態下的漏電流增加較快，原因在於其跟複晶矽通道間的介面特性較為曲折，以及由於高介電常數所造成的在汲極端有較大的電場有關。

不同介電層的複晶矽薄膜電晶體，在不同溫度的加壓測試下都會隨著測試時間的改變而裂化，其中鈣矽酸鹽在目前的測試中展現了較佳的可靠度，主要在於其有較高的結晶溫度、較好的薄膜品質與較少的介面狀態密度。



# **Comparison of Low Temperature Thin Film Transistor with Different High-k Dielectric Layers and Conventional TEOS Silicon Dioxide Layers**

**Student: Yi-Hsien Lu**

**Advisor: Dr. Tien-Sheng Chao**

**Dr. Chao-Hsin Chien**


**Department of Electrophysics  
National Chiao Tung University**



**Abstract (English)**

In thesis, high-performance p-channel poly-Si thin-film transistors (TFTs) are demonstrated using the different high-k dielectric with hafnium dioxide ( $\text{HfO}_2$ ), hafnium silicate ( $\text{HfSiO}_x$ ) layer are demonstrated by metal-organic chemical vapor deposition system with low-temperature processing. We compare with tetra-ethyl-oxy-silicate silicon dioxide (TEOS- $\text{SiO}_2$ ) layer with the same physics thickness for

our main shaft. Furthermore, the effect and reliability are also studied. It is found both the electric characteristic of high-k dielectric TFTs that improve obviously: including the lower threshold voltage, the better subthreshold swing, the higher on current. The main reason is imputed to the high capacitance density of high-k dielectric layers such that the grain boundary traps of poly-Si could be full faster and decrease the transition time exist in the poly-Si TFTs. However, the field effective mobility of HfO<sub>2</sub> dielectric TFTs is lower due to the roughness interface between HfO<sub>2</sub> layer and poly-Si channel and larger leakage current in the off state due to the high field near drain.



Devices characteristics of different dielectric layers degrade with stress time and stress conditions. We found the HfSiO dielectrics TFTs have the better reliability due to it has the better interface ,higher crystalline temperature and lower density of states.

## 誌謝

在踏上另一段人生旅程之前，僅此一論文感謝這兩年來一起成長、切磋砥礪的各位。

感謝我的指導教授趙天生老師，由於老師的接納讓我有機會進入半導體的領域從事相關的研究。並且在學術上或學術外皆樹立了好的模範，適時的給予建議更是讓人獲益良多。簡昭欣老師總不吝嗇的給予學術上的建議與指導，感謝他兩年來的殷勤教誨，讓我對於學術上與自我要求的態度有另一番新的體認與期許。楊明瑞學長則在製程與數據分析上給予很多的協助，並感謝他總是耐著性子與我們一起分析問題所在，他的好個性與積極的態度將一直是我學習的榜樣。

再者，感謝馬鳴汶學長在實驗技巧的傳授與指導，讓我省卻的許多摸索的時間；吳偉成學長管理實驗室的用心與風範、郭柏儀學長在量測時的協助以及林育賢學長、陳建豪學長、羅文政學長、楊紹明學長、陳世璋學長、鄭兆欽學長、李耀仁學長，各位學長的指導與寶貴的經驗皆令我獲益良多。

特別的是，感謝一路陪伴的實驗室夥伴：妍心、國興、德馨、宗諭、峻丞、競之、治國、豐綺以及家豪、久騰、明宏、美君；畢業的學長姐：竣祥、彥學、武欽、佩珊、棟煥以及學弟們，那些一起舌槍論戰的日子讓這兩年增色不少。

最後，感謝一路支持與鼓勵我的父親呂水王先生、郭環里女士以及妹妹蕙宇，讓我在求學過程能無後顧之憂；在此，再一次感謝所有幫助過我的人，我將永遠感懷在心，謝謝。

# Contents

摘要 (中文).....	I
Abstract(English) .....	III
誌謝.....	V
Table & Figure Captions.....	VIII

# Contents

<b>Chaprer1 Introduction .....</b>	<b>1</b>
1.1 Overview of Poly-Si Thin-Film Transistor .....	1
1.2 Motivation.....	3
1.2.1 The thin oxide issue .....	3
1.2.2 Why do we use high-k dielectric ?.....	4
1.3 Thesis Organization .....	5
<b>Chaprer2 Experiment Method .....</b>	<b>6</b>
2.1 Fabrication Process .....	6
2.2 Device Electrical Parameters Extraction .....	7
2.2.1 Threshold Voltage .....	7
2.2.2 Mobility.....	8
2.2.3 Sub-threshold Swing.....	8
2.3 Result and Discussion .....	9
2.3.1 Electrical Properties .....	10
2.3.2 Off-State Leakage Current Mechanism .....	13
<b>Chaprer3 Reliability of the p-Channel with TEOS and High-k TFTs.....</b>	<b>32</b>
3.1 Introduction.....	32
3.1.1 Threshold Voltage Shift.....	32
3.1.2 Transconductance and Drive Current Degradation.....	33
3.2 Experimental Procedures .....	33

3.3 Result and Discussion.....	34
3.3.1 Negative Gate Bias Stress Instability.....	34
3.3.2 Negative Bias Temperature Instability.....	36
<b>Chaprer4 Conclusion and Summary .....</b>	<b>65</b>
4.1 Conclusion .....	65
4.1.1 Electrical Properties .....	65
4.2 Reliability.....	66
<b>Reference: .....</b>	<b>67</b>



## Table Caption

Table 2-1 Summary of $V_{TH}$ , S.S. and ON/OFF current ratio characteristics of High-k TFTs and conventional TFTs with $W/L=2\mu\text{m}/2\mu\text{m}$ . .....	25
Table 2-2 The crystallization structure of HfO <sub>2</sub> dielectric film depicts the additional coulomb scattering that result in the mobility degradation. ....	26
Table 2-3 The trap-assisted-tunneling (TAT) enhance gate-induced-leakage-current (GIDL) at lower gate bias. ....	27
Table 2-4 The Frenkel-Poole emission illustration. ....	28
Table 3-1 The measurement setup illustration. ....	28





## Figure Captions

Figure 2-1 Device Fabrication Process Flow .....	15
Figure 2-2 The cross-sectional transmission electron microscopy (TEM) images of the HfO <sub>2</sub> , HfSiO <sub>x</sub> and deposited-SiO <sub>2</sub> films with a physical thickness of 57, 53, and 61 nm, respectively. .....	21
Figure 2-3 The interfacial layer between HfSiO <sub>x</sub> and Poly-Si channel with a physical thickness of 2.9 nm.....	22
Figure 2-4 The x-ray diffraction spectroscopy (XRD) of HfO <sub>2</sub> and HfSiO <sub>x</sub> films, respectively.	22
Figure 2-5 Capacitance capability of high-k dielectric and TEOS oxide.....	23
Figure 2-6 Breakdown field of high-k dielectric and TEOS oxide, HfSiO <sub>x</sub> has smaller leakage current and larger breakdown field than HfO <sub>2</sub> .....	23
Figure 2-7 Transfer characteristics of TFTs with conventional TEOS and TFTs with HfO <sub>2</sub> comparison at gate dimension with W/L=2μm/2μm. ....	24
Figure 2-8 Transfer characteristics of TFTs with conventional TEOS and TFTs with HfSiO <sub>x</sub> comparison at gate dimension with W/L=2μm/2μm. ....	24
Figure 2-9 Transfer characteristics of TFTs with HfO <sub>2</sub> and TFTs with HfSiO <sub>x</sub> comparison at gate dimension with W/L=2μm/2μm. ....	25
Figure 2-10 Density of states extracted from transfer characteristics (V <sub>ds</sub> = -0.1V) of poly-Si TFTs using different gate dielectrics. ....	26
Figure 2-11 Activation energy of channel obtained from temperature dependence of transfer characteristics (V <sub>ds</sub> = -0.1V) using different gate dielectrics. ....	27
Figure 2-12 Threshold voltage roll-off of different dielectrics comparison, from W/L=10μm/10μm scale down to W/L=1μm/1μm .....	29
Figure 2-13 Subthreshold swing characteristics of different dielectrics comparison, from W/L=10μm/10μm scale down to W/L=1μm/1μm. ....	29
Figure 2-14 On/Off ratio characteristics of different dielectrics comparison, from W/L=10μm/10μm scale down to W/L=1μm/1μm. ....	30
Figure 2-15 On current and off current characteristics of different dielectrics comparison, from W/L=10μm/10μm scale down to W/L=1μm/1μm .....	30
Figure 2-16 Mobility characteristics comparison of different dielectrics comparison, from W/L=10μm/10μm scale down to W/L=1μm/1μm .....	31
Figure 3-1 The transfer characteristics of the LTPS TFTs under NBTI stress with different stress time, respectively. ....	38
Figure 3-2 The transfer characteristics of the LTPS TFTs under NBTI stress with initial state and 10000sec., respectively.....	39
Figure 3-3 Mobility degradation with different stress time. ....	39
Figure 3-4 The transfer characteristics of the LTPS TFTs under NBTI stress with different stress	

time, respectively. The stress was performed at 75°C .....	40
Figure 3-5 The transfer characteristics of the LTPS TFTs under NBTI stress with initial state and 10000sec., respectively. The stress was performed at 75°C.....	41
Figure 3-6 Mobility degradation with different stress time. The stress was performed at 75°C....	41
Figure 3-7 The transfer characteristics of the LTPS TFTs under NBTI stress with different stress time, respectively. The stress was performed at 100°C .....	42
Figure 3-8 The transfer characteristics of the LTPS TFTs under NBTI stress with initial state and 10000sec., respectively. The stress was performed at 100°C.....	43
Figure 3-9 Mobility degradation with different stress time. The stress was performed at 100°C..	43
Figure 3-10 The transfer characteristics of the LTPS TFTs under NBTI stress with different stress time, respectively.....	44
Figure 3-11 The transfer characteristics of the LTPS TFTs under NBI stress with initial state and 10000sec., respectively.....	45
Figure 3-12 Mobility degradation with different stress time. ....	45
Figure 3-13 The transfer characteristics of the LTPS TFTs under NBTI stress with different stress time, respectively. The stress was performed at 75°C.....	46
Figure 3-14 The transfer characteristics of the LTPS TFTs under NBTI stress with initial state and 10000sec., respectively. The stress was performed at 75°C .....	47
Figure 3-15 Mobility degradation with different stress time. The stress was performed at 75°C..	47
Figure 3-16 The transfer characteristics of the LTPS TFTs under NBTI stress with different stress time, respectively. The stress was performed at 100°C .....	48
Figure 3-17 The transfer characteristics of the LTPS TFTs under NBTI stress with initial state and 10000sec., respectively. The stress was performed at 100°C .....	48
Figure 3-18 Mobility degradation with different stress time. The stress was performed at 100°C. ....	49
Figure 3-19 The transfer characteristics of the LTPS TFTs under NBTI stress with different stress time, respectively. The stress was performed at 25°C.....	50
Figure 3-20 The transfer characteristics of the LTPS TFTs under NBTI stress with initial state and 10000sec., respectively. The stress was performed at 25°C .....	50
Figure 3-21 Mobility degradation with different stress time. The stress was performed at 25°C..	51
Figure 3-22 The transfer characteristics of the LTPS TFTs under NBTI stress with different stress time, respectively. The stress was performed at 75°C.....	52
Figure 3-23 The transfer characteristics of the LTPS TFTs under NBTI stress with initial state and 10000sec., respectively. The stress was performed at 75°C .....	52
Figure 3-24 Mobility degradation with different stress time. The stress was performed at 75°C..	53
Figure 3-25 The transfer characteristics of the LTPS TFTs under NBTI stress with different stress time, respectively. The stress was performed at 100°C.....	54
Figure 3-26 The transfer characteristics of the LTPS TFTs under NBTI stress with initial state	

and 10000sec., respectively. The stress was performed at 100°C .....54

Figure 3-27 Mobility degradation with different stress time. The stress was performed at 100°C .....55

Figure 3-28 Dependence of the threshold-voltage shift on the stress time at 25°C.....56

Figure 3-29 Dependence of the threshold-voltage shift on the stress time at 75°C.....56

Figure 3-30 Dependence of the threshold-voltage shift on the stress time at 100°C.....57

Figure 3-31 Dependence of the field-effective mobility degradation on the stress time at 25°C. ...58

Figure 3-32 Dependence of the field-effective mobility degradation on the stress time at 75°C. ...58

Figure 3-33 Dependence of the field-effective mobility degradation on the stress time at 100°C...59

Figure 3-34 Dependence of the on current degradation on the stress time at 25°C. ....60

Figure 3-35 Dependence of the off current degradation on the stress time at 75°C.....60

Figure 3-36 Dependence of the current ratio degradation on the stress time at 25°C .....61

Figure 3-37 Dependence of the on current degradation on the stress time at 75°C. ....61

Figure 3-38 Dependence of the off current degradation on the stress time at 75°C.....62

Figure 3-39 Dependence of the current ratio degradation on the stress time at 75°C .....63

Figure 3-40 Dependence of the on current degradation on the stress time at 100°C. ....63

Figure 3-41 Dependence of the off current degradation on the stress time at 100°C.....64

Figure 3-42 Dependence of the current ratio degradation on the stress time at 100°C .....64

