

Low-Power Programmable Pseudorandom Word Generator and Clock Multiplier Unit for High-Speed SerDes Applications

Wei-Zen Chen, *Member, IEEE*, and Guan-Sheng Huang

Abstract—This paper presents the design of a low-power programmable pseudorandom word generator (PRWG) and a low-noise clock multiplier unit (CMU) for high-speed SerDes applications. The PRWG is capable of producing test patterns with sequence length of $2^7 - 1$, $2^{10} - 1$, $2^{15} - 1$, $2^{23} - 1$, and $2^{31} - 1$ b according to CCITT recommendations, and the random word is 16-bit wide. High-speed and low-power operations of the PRWG are achieved by parallel feedback techniques. The measured jitter of the CMU is only 3.56 ps_{rms}, and the data jitter at the PRWG output is mainly determined by the CMU. Implemented in an 0.18 - μm CMOS process, the power dissipation for the PRWG is only 10.8 mW, and the CMU consumes about 87 mW from a 1.8 -V supply. This PRWG can be used as a low-cost substitute for external parallel test pattern generators.

Index Terms—Clock multiplier unit (CMU), parallel feedback shift register (PFSR), pseudorandom word generator (PRWG), SerDes.

I. INTRODUCTION

THE rapid development of high-speed serial link technologies, such as HDMI, PCI Express, Serial ATA, SONET, and GbE, have driven the data rate beyond the multi-GHz range. They create strong demands for low-cost, reliable, and automatic testing methodologies of these high-speed transceivers. Pseudorandom bit sequences (PRBS) provide a convenient way of testing these devices and have been widely used for eye diagram, bit error rate (BER), and jitter measurements. To facilitate built-in self test (BIST) of these components, a low-cost PRBS generator and a BER tester (BERT) can be integrated with the transceiver as substitutes for expensive, external testers and equipments.

Fig. 1 depicts the architecture of a serial link transceiver with BIST circuit. During the loop-back self-test mode, the test pattern is generated from a PRBS generator in the BIST circuit, traveling through the serializer, driver, an emulated channel (such as a jitter injection filter to stress the received eye diagram), and then received by the receiver for BER measurement.

Manuscript received February 10, 2006; revised May 30, 2007. First published February 2, 2008; last published July 10, 2008 (projected). This work was supported in part by the National Science Council of Taiwan under Contract NSC-93-2220-E009-004 and Contract 93-EC-17-A-07-S1-001 and by Mediatek Inc. This paper was recommended by Associate Editor R. Puri.

The authors are with the Department of Electronics Engineering, National Chiao-Tung University, Hsin-Chu, 300 Taiwan, R.O.C. (e-mail: wzchen@alab.ee.nctu.edu.tw).

Digital Object Identifier 10.1109/TCSI.2008.916507





Fig. 1. Serial-link transceiver with BIST for loop-back test.

The response of the device under test (DUT) for different length of PRBS patterns can reveal essential hints about the device's performance, such as driving capability, bandwidth, and jitter generation. For example, a clock and data recovery unit in general generates higher jitter when a longer length test pattern is fed in. Thus, it is more flexible to build in a pattern generator with selectable sequence length [1]–[5]. Moreover, to facilitate the BER measurement of a high-speed serializer and deserializer (SerDes), i.e., to take the impacts of the MUX and DEMUX (DUT) on the jitter performance into accounts, a pseudorandom word generator (PRWG) complying with the word length of the MUX and DEMUX is desirable for loop-back test [5].

This paper presents a generic architecture of a parallel-feedback multipattern PRWG with selectable mark densities [5]. A low-cost, low-power, 16-bit-wide PRWG for high-speed SerDes applications is demonstrated by the proposed technique. In addition, an 8-phase, 1.25-GHz clock multiplier unit (CMU) is also integrated on the chip as a clock source for the 10-Gb/s transceiver.

This paper is organized as follows. Section II describes the proposed parallel feedback shift-register-based PRWG. Conventional PRBS generators are based on a linear feedback shift-register (LFSR) architecture, which are operated at a full rate [1], [6], a half rate [2]–[4], [7], [8], [11], [12], or a quarter rate [9], [10] incorporating with multiplexers and demultiplexers. In contrast to the prior state-of-the-art, the proposed architecture, which can generate parallel random words at a relatively lower symbol rate, is more feasible to comply with the SerDes BIST, is capable of high-speed operation, occupies a smaller chip area, and consumes much less power. In addition, the mark density and the sequence length are also selectable. Section III describes a multiphase CMU for the SerDes applications. Low-noise, low-power, and high-speed operations are achieved by


Fig. 4. PFSR-based PRW generator (for $32 > n > 16$).

example, to generate a pseudorandom word with a sequence length of $2^{23} - 1$, the next two succeeding random words, $[y_{33}, \dots, y_{48}]$, are derived from $[y_{10}, \dots, y_{30}]$. On the other hand, to generate a pseudorandom word with sequence length of $2^{31} - 1$, the next two succeeding random words, $[y_{33}, \dots, y_{48}]$, are derived from $[y_2, \dots, y_{20}]$. Thus, this requires two register arrays (36 flip-flops) to store the previous two words. Fig. 4 shows the detailed circuit schematic. Here, $d[1 : 16]$ and $e[1 : 16]$ that correspond to different pattern lengths are fed back to the input of the PFSR through 2:1 multiplexers, and the XOR operators (XOR4 and XOR5) are utilized to implement (9) and (10). The sequence length of $2^{23} - 1$ or $2^{31} - 1$ is then selected by the 2:1 multiplexers.

C. Case III: A 16-bit-Wide Multipattern-Length PRW Generator (for $n < 32$)

In combination with cases I and II, a $2^n - 1$ ($n < 32$), 5-pattern, 16-bit-wide programmable PRWG is illustrated in Fig. 5. The PRWG is mainly composed of an 18×2 register array, 18 4:1 multiplexers, 18 2:1 multiplexers, and five XOR operators to implement the pattern generation polynomials. Here, DFF (1-1) to DFF (1-18) store the previous word of the PRWG outputs, and DFF (2-1) to DFF (2-18) store the current word. The two register arrays are connected in parallel feedback configuration. For $n > 16$ ($n = 23, 31$), the PRWG is configured as a two-stage PFSR, and the top multiplexers select one of the pattern lengths. Thus, the successive random words can be stored in the FIFO to derive the next pseudorandom word. As $n < 16$ ($n = 7, 10, 15$), the generator is reduced to a single-row PFSR, where the output sequence is selected by the bottom 4:1 multiplexers.

The critical path of the XOR operators is encountered for the generation of $2^7 - 1$ pseudorandom word. As is described in Case I, since the random word at the output is 16-bit wide while the feedback path is 7-bit deep, the derivation of the succeeding random word relies on part of itself. Thus, it takes more operations to fulfill the generation of a random word whose word length is longer than its feedback depth. Fig. 6(a) illustrates the detailed circuit schematic of the XOR operator for $n = 7$ (XOR1). It takes about three gate delays in the critical path. To shorten the delay time, the Boolean variables of the pattern-generation polynomials are substituted in a recursive form, which is described as follows.

Fig. 5. Programmable 16-bit-wide, 5-pattern PRW generator ($n < 32$).

To generate a PRW with a sequence length of $2^M - 1$, the m th bit of a random word y_m can be derived as

$$y_m = y_{m-M} \oplus y_{m-M+a} \quad (11)$$

where a corresponds to different word lengths ($a < M$).

We have

$$\begin{aligned} y_m &= y_{m-2M} \oplus y_{m-2M+a} \oplus y_{m-2M+a} \oplus y_{m-2M+2a} \\ &= y_{m-2M} \oplus y_{m-2M+2a}. \end{aligned} \quad (12)$$

Thus, y_m can be derived from y_{m-2M} and $y_{m-2M+2a}$ instead of y_{m-M} and y_{m-M+a} . Fig. 6(b) illustrates the circuit schematic of the modified XOR operator after recursive substitution according to (12), where the critical path in the XOR operator is reduced to a two-gate delay.

To sum up, the critical path delay time (T_{delay}) of a $2^7 - 1$ PRWG can be described as

$$T_{\text{delay}} = t_{\text{dffs}} + t_{\text{dffp}} + 2t_{\text{xor}} + t_{\text{mux}}. \quad (13)$$

Here, t_{dffs} and t_{dffp} represent the setup time and the CK-to-Q delay of the flip-flop, and t_{xor} and t_{mux} denote the propagation delay of the XOR gate and the multiplexer. The t_{xor} is a critical term (~ 160 ps) in T_{delay} . By means of the proposed recursive Boolean variable substitution, the symbol rate for random words generation can be increased by about 30%.

The 16-bit-wide random word is fed into a mark density controller to alter its mark density. When two adjacent bits of the PRB sequence are "and"ed together, a "1" appears at the output only when both of the bits are 1 and the probability of appearing "1" becomes 1/4. It stands to reason that a PRBS with a mark density of 1/8 can be achieved by "and"ing the adjacent 3 bits. Thus, for a mark-density control up to $1/2^k$, extra $k - 1$ bits (paths) extension are needed to store the adjacent bits. The architecture of the mark density controller (MDC) is shown in Fig. 7(a), which is composed of 16 subcells (MDC1-16). The subcell of the MDC is illustrated in Fig. 7(b), which consists of an AND gate and two OR gates. The mark density of 1/2, 1/4, or 1/8 is then determined by the two-bits select signal (S1, S2).



Fig. 6. (a) XOR operator. (b) Modified XOR operator (for $n = 7$).

Fig. 7. MDC. (a) Schematic of the MDC. (b) MDC cell.


TABLE I
TRUTH TABLE OF THE MDC

S1	S2	$D_n(y)$	Mark density
0	0	$y_n \cdot y_{n+1} \cdot y_{n+2}$	$\frac{1}{8} \times \frac{2^{n-1}-1}{2^{n-1}}$
0	1	$y_n \cdot y_{n+1}$	$\frac{1}{4} \times \frac{2^{n-1}-1}{2^{n-1}}$
1	0	$y_n \cdot y_{n+2}$	$\frac{1}{4} \times \frac{2^{n-1}-1}{2^{n-1}}$
1	1	y_n	$\frac{1}{2} \times \frac{2^{n-1}-1}{2^{n-1}}$

The corresponding truth table for the MDC is summarized in Table I.

In summary, the proposed architecture can be extended to a generic PFSR-based PRW generator with selectable mark density. For a M -bit-wide PRWG with sequence length up to $2^L - 1$, i patterns, and mark density up to $1/2^k$, the PRWG can be configured as an $(M + k - 1) \times N$ register array, where

$$N = \left\lceil \frac{L}{M} \right\rceil \quad (N \in \text{Integer}).$$

Fig. 8. Generic M -bit-wide, $2^L - 1$ PRWG with mark density up to $1/2^k$.

The detailed architecture is depicted in Fig. 8 [5]. In the initial state, one of the flip-flops is preset to 1 to avoid the generator being stuck at all zero. In contrast to conventional $1/M$ -rate PRBS generators that are composed of M identical LFSR chains and at least $M \times (L + k - 1)$ registers, the proposed architecture is much more area-efficient and low power in generating pseudorandom words.

As an experimental prototype, a 16-bit-wide PRWG targeted for 16:1 10-Gb/s SerDes is realized. This corresponds to an effective symbol rate of 625 MS/s for 10-Gb/s random bit generation. The PFSR scheme is a breakthrough for generating high-speed pseudorandom words in a relatively low-cost CMOS technology. Most important of all, it relaxes the operating speed of the digital logic circuits to save power.

III. CLOCK MULTIPLIER UNIT

The CMU is designed to provide a global clock for the PFSR PRWG and a 16:1 10-Gb/s data serializer. The serializer is composed of two-stage tree-like multiplexers. As the parallel to serial data conversion is achieved by means of time-division multiplexing, to alleviate jitter accumulation and relax the loading effect at the buffer stage, the CMU is operated at 1.25 GHz and provides eight phases for 10-Gb/s operations. The architecture of the CMU is depicted as shown in Fig. 9(a). Here, the 1.25-GHz output frequency is derived from a 625-MHz reference clock. A conventional tri-state PFD based on true single phase clocking (TSPC) dynamic logic circuit is utilized in this design, as is shown in Fig. 9(b).

Fig. 10(a) shows the VCO architecture, which is basically a four-stage ring oscillator. Each delay stage has four input terminals. To accelerate the operating speed of the oscillator while consuming less power, negative skew delay compensation technique is adopted [13]. In addition, the feedforward paths for the negative skew delay compensation (gray line) can keep the rising and falling times of the output waveform more balanced under various operating frequencies, which will be explained




Fig. 9. (a) CMU architecture. (b) Phase frequency detector.

below. The detailed circuit schematic of the proposed delay cell is illustrated in Fig. 10(b), which is composed of a complementary differential pair (M1-M4) with tunable resistive loads. To balance the switching speed of the nMOS (M1-M2) and pMOS differential pair (M3-M4), the signal path of the pMOS pair is configured in a feedforward loop. Thus, a lower phase noise performance can be achieved thanks to a more symmetric output waveform. The resistive loads are comprised of a negative resistance (M5-M6) and a positive resistance (M9-M10) in parallel.

To reduce the sensitivity of the VCO core, its output frequency is adjusted by a dual-loop frequency-tuning scheme. The coarse frequency tuning is accomplished by adjusting I_{bias} , while the fine tuning is achieved by changing the current ratio between the positive and negative resistance. The control voltage (V_{c+} , V_{c-}) is converted to a differential control current through the frequency control unit (M13-M17) before being fed into the VCO. Also, since the control voltage is fully differential, the VCO has a higher immunity to common mode noise. As $(V_{c+} - V_{c-})$ is increased, the loading of the delay stage is reduced for high-speed operation. On the other hand, as $(V_{c+} - V_{c-})$ is reduced, the effective impedance loading is increased to slow down the VCO. In addition, two bleeding current sources M7 and M11 are injected at the tail nodes of the resistive load to avoid the VCO being driven into latched mode and solve the start-up problem.

Since the reference frequency of the CMU is as high as 625 MHz, for a low-noise operation, the response speed of the charge pump becomes critical. Fig. 11 illustrates the detailed circuit schematic of the charge pump circuitry, which is based on fully differential current-mode logic for both high-sensitivity and high-speed operations. The pumping currents are steered by the differential pairs (M1-M2) and (M3-M4). When either




Fig. 10. (a) VCO architecture. (b) Delay cell.




Fig. 11. Charge pump circuit.

the UP or DOWN signal is asserted, the pumping up or down current is equal to I . On the other hand, when both UP and DOWN are at high or low logic levels, the charge pump circuit is kept in the hold state. A second-order loop filter composed of $C1$, $C2$, $R1$, and $R2$ is adopted in this design. The output voltages at (V_{c+}) and (V_{c-}) are utilized for VCO frequency control. In order to preset the output common-mode voltage of the pumping circuit to comply with the tuning circuit of the VCO, a continuous-time common-mode feedback loop (M9-M14) is utilized.

IV. EXPERIMENTAL RESULT

The proposed PRWG and CMU have been integrated in a 10-Gb/s SerDes for loop-back BIST. Fig. 12 shows the chip micrograph of the 16:1 serializer. Implemented in an 0.18- μm CMOS process, the chip size is about $1160 \mu\text{m} \times 1040 \mu\text{m}$. The core size for the 16-bit-wide PRWG is about $500 \mu\text{m} \times 250 \mu\text{m}$, and the CMU occupies a chip area of about $1000 \mu\text{m} \times 250 \mu\text{m}$. Operating under a single 1.8-V supply, the power dissipation






Fig. 12. Chip photograph.



(a)



(b)

Fig. 13. Measured CMU. (a) Phase noise. (b) Clock jitter at 1.25 GHz.

for the PRWG is only 10.8 mW, and the CMU consumes about 8.7 mW.

The measured phase noise and the timing jitter of the CMU at 1.25 GHz are shown in Fig. 13(a) and (b). The loop bandwidth of the phase-locked loop is about 10 MHz. The phase noise at 10-kHz offset is about -112 dBc/Hz, and is about -117 dBc/Hz at 100-kHz offset. The timing jitter is only 3.56 ps_{rms}. By the novelties of the VCO and the charge pump circuit, the proposed CMU utilizing a ring oscillator manifests a performance that is comparable to that of the LC-VCO-based CMU.




Fig. 14. Power spectra density of (a) $2^7 - 1$ PRBS @ 508 MS/s, (b) $2^{10} - 1$ PRBS @ 511.5 MS/s, (c) $2^{15} - 1$ PRBS @ 524.272 MS/s, and (d) $2^{23} - 1$ PRBS @ 503.31642 MS/s.

The performance of the programmable PRW generator is characterized by the spectrum analyzer. For a nonreturn-to-zero pseudorandom bit sequence with pattern length of $2^n - 1$, its power spectra density $S(f)$ can be described as [15]

$$S_x(f) = \frac{L+1}{L} \left[\frac{\sin(\pi f T_b)}{\pi f T_b} \right]^2 \sum \delta \left(f - \frac{n}{L T_b} \right) + \frac{1}{L^2} \delta(f) \quad (14)$$

where T_b is the bit time, and $L = 2^n - 1$ is the pattern length. In other words, $S(f)$ consists of discrete spectral lines separated by $1/LT_b$ Hz.

In this experimental prototype, the measured maximum operating speed is around 500 MS/s due to layout parasitic, which can be applied for up to 8-Gb/s SerDes applications. The measured power spectra density of PRW with pattern lengths of $2^7 - 1$, $2^{10} - 1$, $2^{15} - 1$, and $2^{23} - 1$ are shown in Fig. 14(a)–(d), respectively. The spacing of the spectral line agrees well with that described in (14), which means that the PFSR-based PRWG works properly for the various pattern generations. The spectral line spacing of a $2^{31} - 1$ PRW sequence is less than 0.3 Hz in the 625-MS/s frequency range, which is beyond the resolution of the spectrum analyzer and is not shown here.

V. CONCLUSION

In summary, a generic PFSR based, programmable PRWG architecture and a low noise, multiphase CMU are proposed for high speed SerDes applications. The 16 bits wide PRWG experimental prototype performs as a linear feedback shift register (LFSR) based counterpart with a 1 to 16 demultiplexer. It reduces the clock rate by 16 times, and is more feasible for parallel bit error rate measurement complying with multiplexer and demultiplexer. Most important of all, it consumes much less

TABLE II
BENCHMARK OF THE PRBS GENERATOR

	Technology	Applications	Power consumption
[1]	SiGe	15Gbps	2.3W
[2]	Si Bipolar	11.5 Gbps	6.2 W
[3]	Si Bipolar	12.5Gbps	4.6W
[6]	0.12 μ m CMOS	13Gbps	205.5mW
This work	0.18 μ m CMOS	8 Gbps (16x 500 Mbps)	10.8mW

power and is more area efficient compared to conventional architectures. Besides, a 1.25 GHz, 8 phase clock multiplier unit is realized. By the novelties of the VCO and charge pump circuits, the CMU manifests comparable jitter performance to that of LC-VCO based PLL.

The benchmark of the proposed PRW generator performance is summarized in Table II. The proposed PFSR-based PRW generator consumes much less power compared with those of conventional LFSR-based architecture [1]–[3], [6] and is more feasible as a test vehicle for a loop-back test combined with a multiplexer and demultiplexer.


ACKNOWLEDGMENT

The authors wish to thank CIC for chip fabrication.

REFERENCES

- [1] R. Malasani, C. Bourde, and G. Gutierrez, "A SiGe 10-Gb/s multi-pattern bit error rate tester," in *IEEE Radio Frequency Integr. Circuits (RFIC) Symp. Dig. Papers*, Jun. 2003, pp. 321–324.
- [2] U. Langmann, G. Hanke, and W. J. Hillery, "A 10 Gb/s silicon bipolar IC for PRBS testing," *IEEE J. Solid-State Circuits*, vol. 33, no. 1, pp. 76–85, Jan. 1998.
- [3] M. Bussmann, U. Langmann, W. J. Hillery, and W. W. Brown, "A 12.5 Gb/s Si bipolar IC for PRBS generation and bit error detection up to 25 Gb/s," *IEEE J. Solid-State Circuits*, vol. 28, no. 12, pp. 1303–1309, Dec. 1993.
- [4] M. Bussmann, U. Langmann, W. J. Hillery, and W. W. Brown, "PRBS generation and error detection above 10 Gb/s using a monolithic Si bipolar IC," *J. Lightw. Technol.*, vol. 12, no. 2, pp. 353–360, Feb. 1994.
- [5] W.-Z. Chen and G.-S. Huang, "A parallel multi-pattern PRBS generator and BER tester for 40+ Gbps Serdes applications," in *Proc. IEEE Asia-Pacific Conf. Adv. Syst. Integr. Circuits*, Aug. 2004, pp. 318–321, R.O.C. patent I274250; U.S. patent granted.
- [6] H. Wohlmut and D. Kehrer, "A low power 13-Gb/s $2^7 - 1$ pseudo random bit sequence generator IC in 120 nm bulk CMOS," in *Proc. 17th Symp. Integr. Circuits Syst. Design*, Sep. 2004, pp. 233–236.

- [7] H. Knapp, M. Wurzer, T. F. Meister, J. Bock, and K. Aufinger, "40 Gbit/s $2^7 - 1$ PRBS generator IC in SiGe bipolar technology," in *Proc. Bipolar/BiCMOS Circuits Technol. Meeting*, Sep. 2002, pp. 124–127.
- [8] D. Kucharski and K. Kornegay, "A 40 Gb/s 2.5 V $2^7 - 1$ PRBS generator in SiGe using a low voltage family," in *ISSCC Dig. Tech. Papers*, Feb. 2005, pp. 340–341.
- [9] T. Dickson, E. Laskin, I. Khalid, R. Beerkens, J. Xie, B. Karajica, and S. Voinescu, "A 72 Gb/s $2^{31} - 1$ PRBS generator in SiGe BiCMOS technology," in *ISSCC Dig. Tech. Papers*, Feb. 2005, pp. 342–343.
- [10] S. Kim, M. Kapur, M. Meghelli, A. Rylakov, Y. Kwark, and D. Friedman, "45 Gb/s SiGe BiCMOS PRBS generator and PRBS checker," in *Proc. Custom Integr. Circuits Conf.*, Sep. 2003, pp. 313–316.
- [11] H. Veenstra, "1–58 Gb/s PRBS generator with < 1.1 ps RMS jitter in InP technology," in *Proc. ESSCIRC*, 2004, pp. 359–362.
- [12] M. G. Chen and J. K. Nothhoff, "A 3.3-V 21-Gb/s PRBS generator in AlGaAs/GaAs HBT technology," *IEEE J. Solid-State Circuits*, vol. 35, no. 9, pp. 1266–1270, Sep. 2000.
- [13] C.-H. Park and B. Kim, "A low-noise, 900 MHz VCO in 0.6 μ m CMOS," *IEEE J. Solid-State Circuits*, vol. 34, no. 5, pp. 586–591, May 1999.
- [14] CCITT Recommendations; V.29, O.150, O.151., and O.191.
- [15] K. Feher, *Telecommunications Measurements, Analysis and Instrumentation*. Upper Saddle River, NJ: Prentice-Hall, 1986.



Wei-Zen Chen (M'99) received the B.S., M.S., and Ph.D. degrees in electronics engineering from National Chiao-Tung University, Hsin-Chu, Taiwan, R.O.C., in 1992, 1994, and 1999, respectively.

He was with the Industrial Technology Research Institute (ITRI), Hsin-Chu, where he was involved with RF integrated circuit design in 1999. From 1999 to 2002, he was with the Department of Electrical Engineering, National Central University, Chung-Li, Tawian. In 2002, he joined the Department of Electronics Engineering, National Chiao-Tung University, where he is currently an Associate Professor. His research interests are integrated circuits and systems for high-speed networks and wireless communications.

Dr. Chen is a member of Phi Tau Phi.



Guan-Sheng Huang was born in Kaohsiung, Taiwan, R.O.C., in 1980. He received the B.S. and M.S. degrees in electrical engineering from National Central University, Jhong-Li, Taiwan, R.O.C., in 2002 and 2005, respectively.

After graduation, he was with Himax Technologies, Inc, Tainan, Taiwan, where he was involved with LCD source driver circuit design. In 2006, he joined FARADAY Technologies, Inc, Hsin-Chu, Taiwan, where he is currently an Engineer in the R&D Division. His research interest is CMOS

high-speed circuit design for data communication.