# Carrier Transportation Mechanism of the TaN/HfO<sub>2</sub>/IL/Si Structure With Silicon Surface Fluorine Implantation

Woei Cherng Wu, Chao-Sung Lai, Tzu-Ming Wang, Jer-Chyi Wang, Chih Wei Hsu, Ming Wen Ma, Wen-Cheng Lo, and Tien Sheng Chao, *Senior Member, IEEE* 

Abstract—In this paper, the current transportation mechanism of HfO<sub>2</sub> gate dielectrics with a TaN metal gate and silicon surface fluorine implantation is investigated. Based on the experimental results of the temperature dependence of gate leakage current and Fowler-Nordheim tunneling characteristics at 77 K, we have extracted the current transport mechanisms and energy band diagrams for TaN/HfO<sub>2</sub>/IL/Si structures with fluorine incorporation, respectively. In particular, we have obtained the following physical quantities: 1) fluorinated and as-deposited interfacial layer (IL)/Si barrier heights (or conduction band offsets) at 3.2 and 2.7 eV; 2) TaN/fluorinated and as-deposited HfO<sub>2</sub> barrier heights at 2.6 and 1.9 eV; and 3) effective trapping levels at 1.25 eV (under both gate and substrate injections) below the HfOF conduction band and at 1.04 eV (under gate injection) and 1.11 eV (under substrate injection) below the HfO<sub>2</sub> conduction band, which contributes to Frenkel–Poole conduction.

Index Terms—Current transport, fluorinated HfO<sub>2</sub>, fluorine implantation.

## I. INTRODUCTION

**H** IGH-k gate dielectrics as an alternative to conventional SiO<sub>2</sub> gate oxides are widely investigated for their capability to reduce gate leakage current for the same electrical capacitance [1]–[3]. Among all high-k gate materials, hafniumbased dielectrics are considered the most promising candidates, or at least the most studied, due to their excellent thermal stability, wide bandgap, and high dielectric constant [4]–[6]. Nevertheless, the metal-gate electrode has also attracted attention as a solution to the polydepletion effect that appears under gate inversion conditions in poly-Si gates, as well as the incompatibility between some high-k materials and poly-

Manuscript received August 2, 2007; revised March 27, 2008. This work was supported by the National Science Council, R.O.C., under Contract NSC-94-2215-E-182-008. The review of this paper was arranged by Editor J. Suehle.

W. C. Wu and T. S. Chao are with the Institute and Department of Electrophysics, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C.

C.-S. Lai and T.-M. Wang are with the Department of Electronic Engineering, Chang Gung University, Taoyuan 333, Taiwan, R.O.C. (e-mail: cslai@mail.cgu.edu.tw).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2008.925150

Si [7]. As a result, metal-gate/high-k stacks have been explored in recent years [7]–[10].

However, HfO<sub>2</sub> gate dielectrics with fluorine incorporation could also exhibit better dielectric performance and reliability [11]-[15]. F incorporation into a HfSiON dielectric has been shown to be highly effective in lowering  $V_{\rm th}$  and improving negative bias temperature instability in p-channel fieldeffect transistors, and the drive current could aggressively be increased [11]. F is believed to form stronger Hf-F and Si-F bonds than Hf-H and Si-H bonds, which improves the reliability of  $HfO_2/SiO_2$  [12]. Recently, we have also documented several studies of ultrathin fluorinated HfO<sub>2</sub> gate dielectrics. First, the thermal stability of HfO<sub>2</sub> gate dielectrics can be much improved by fluorine ion implantation on the silicon surface [16]. Second, the interfacial layer (IL; between HfO<sub>2</sub> film and Si substrate) formation can effectively be suppressed by a pre-CF<sub>4</sub> plasma treatment [17]. Third, the charge-trapping phenomenon can largely be eliminated for the HfO<sub>2</sub> gate dielectrics fluorinated by a postdeposition CF<sub>4</sub> plasma treatment [18]. Although several recent studies have investigated fluorinated HfO<sub>2</sub> gate dielectrics [11]-[18], its carrier transport mechanisms have not been well investigated. Only a few studies have demonstrated the carrier transport and tunneling mechanisms of conventional HfO<sub>2</sub> gate dielectrics [19]–[21], and none have explored fluorinated HfO<sub>2</sub> gate dielectrics. Electron transport in high-k gate dielectrics will instead be governed by a trap-assisted mechanism, such as Frenkel-Poole (F-P) conduction or hopping conduction, due to the charge-trapping phenomenon. In order to explain higher current density traps in the band gap of the high-kdielectrics, charge trapping has to be assumed. In the known trap-assisted tunneling (TAT) models and the F-P conduction mechanism, the current density only linearly depends on the trap concentration [22]. In addition, in previous studies [22]-[31], the F-N tunneling is usually used for current transport analysis of high-k gate stacks. The F–N fitting can be used for the high-k gate insulator of a MOS capacitor, whereas the gate insulator is a dielectric bilayer [22]-[28] or oxide-nitride-oxide (ONO) stacks [29]-[31] in order to extract the tunneling barrier. On the other hand, the band diagram of the metal/HfO<sub>2</sub>/Si capacitor has been investigated, although without consideration of the IL [19]. However, the IL is a critical issue for high-k gate dielectrics and, therefore, deserves an in-depth discussion.

J.-C. Wang is with Nanya Technology Corporation, Taoyuan 333, Taiwan, R.O.C.

C. W. Hsu, M. W. Ma, and W.-C. Lo are with the Department of Electronics Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C.

In this paper, we investigate the carrier transportation mechanism in devices integrating both HfO<sub>2</sub> gate dielectrics with and without fluorine incorporation and a metal gate (TaN). We present new accurate characterizations of TaN/as-deposited and fluorinated HfO<sub>2</sub>/Si capacitors, including F-P conduction and Fowler-Nordheim (F-N) tunneling, under both gate and substrate injection modes. The strong temperature dependence of the gate leakage current suggests that the current tunneling mechanism is F-P conduction for both as-deposited and fluorinated HfO<sub>2</sub> gate dielectrics. The effective extracted trapping level of fluorinated HfO<sub>2</sub> gate dielectrics is, thus, larger than the as-deposited one. We also report the F-N tunneling characteristics at 77 K, from which we can deduce the energy band diagrams for TaN/HfO<sub>2</sub>/IL/Si and TaN/ HfOF/(IL + F)/Si structures, as well as their current transport mechanisms.

#### II. EXPERIMENT

The devices used in this paper were MOS capacitors fabricated on p-Si(100) wafers. First, standard RCA cleaning was performed on all samples. Then, 30-nm screen oxide films were grown in order to prevent implantation damage. Fluorine ions were implanted through the 30-nm screen oxide films at a low energy of 25 keV, with different dosages ranging from  $1 \times 10^{13}/\text{cm}^2$  to  $1 \times 10^{15}/\text{cm}^2$ , designated F 1E13, F 1E14, and F 1E15 (without F implantation, which is denoted as-dep.), respectively. Then, annealing in a N<sub>2</sub> ambient at 850 °C for 30 min was performed to remove any implant-induced damage. At that time, the fluorine atoms diffused into the silicon surface.

Before  $HfO_2$  thin-film deposition, the 30-nm screen oxide was removed by a wet HF solution. Then, a  $HfO_2$  thin film was then deposited on a HF-last Si surface by an electron beam evaporation system. For the  $HfO_2$  thin-film crystallization study, some samples were annealed by rapid thermal annealing (RTA) in the N<sub>2</sub> ambient for 30 s at 600 °C. The  $HfO_2$  thin film was crystallized after the 600 °C RTA, as approved in X-ray diffraction analysis (not shown here). A metal gate (TaN) film of 50 nm was deposited by reactive RF sputter for all samples. Thereafter, a 300-nm-thick Al film was deposited on the TaN film by a thermal evaporator. The gate of the capacitor was lithographically defined and etched. Finally, a 300-nm-thick Al film was also deposited on the backside of the wafer to form the ohmic contact.

The electrical properties were analyzed by an HP 4285 LCR meter for capacitance–voltage (C-V) characteristics at 100 kHz, and the capacitance effective thickness (CET) was extracted from the capacitance under the accumulation region without consideration of the quantum effects. The current–voltage (I-V) curves were measured by a Keithley 4200 semiconductor characterization system. Furthermore, the I-V characteristics were measured at elevated (318–373 K) and low temperatures (77 K) in order to study the current transportation and band diagram of the MOS capacitor, respectively. Moreover, the physical thickness was checked by transmission electron microscopy (TEM) to obtain the dielectric constant of the HfO<sub>2</sub> thin film.



Fig. 1. XPS analysis of the F 1s electronic spectra of as-deposited and fluorinated samples. TOAs of  $60^{\circ}$  and  $90^{\circ}$ , respectively.



Fig. 2. TEM image of the TaN/HfO\_2/IL/Si MOS structure with fluorine incorporation (F 1E15) with 600  $^\circ C$  PDA.

### **III. RESULTS AND DISCUSSION**

Takeoff angles (TOAs) of  $60^{\circ}$  and  $90^{\circ}$  were used to measure the X-ray photoelectron spectroscopy (XPS) spectra of surface and bulk  $HfO_2$  thin films with fluorine incorporation (Fig. 1). In Fig. 1, for all samples except the as-deposited sample, a distinct F 1s peak at 687 eV can be observed. The silicon surface fluorine implantation (SSFI) processes are apparently introducing fluorine atoms into the dielectrics to form the HfOF gate dielectrics. However, the fluorine intensity was larger for the TOA = 90° than the TOA =  $60^{\circ}$ , indicating that less fluorine would distribute in bulk HfO<sub>2</sub> gate dielectrics. Fig. 2 shows the TEM image of the TaN/HfO2/IL/Si structure with fluorine incorporation  $(1 \times 10^{15}/\text{cm}^2)$  and 600 °C postdeposition annealing (PDA). The great quality of the HfO<sub>2</sub> thin film was demonstrated in this paper, as shown in Fig. 2. As discussed before, physical vapor deposited HfO<sub>2</sub> thin films tend to have ILs at the  $HfO_2/Si$  interfaces, as shown in the TEM images. In addition, the composition of the IL is believed to be hafnium silicate, because the estimated dielectric constant of the IL is higher than that of the SiO<sub>2</sub>. Furthermore, the

thicknesses of  $HfO_2$  and Hf-silicate were about 3.3 and 2.6 nm, respectively. As a result, the *k* value of the HfOF (with Hf-silicate) thin film was about 14. In this paper, the carrier transportation mechanism of both as-deposited and fluorinated  $HfO_2$  gate dielectrics was investigated while taking into account the Hf-silicate IL.

Fig. 3(a) and (b) shows the gate current density versus the gate voltage (J-V) characteristics of all samples with and without 600 °C RTA under gate and substrate injection modes, respectively. As we can see, the gate leakage current of the sample without fluorine implantation was much larger than that of films with fluorine incorporation under both gate and substrate injection modes. Both the leakage current and the breakdown voltage were improved for the sample with fluorine incorporation. Furthermore, these characteristics were improved as the fluorine implantation dosage increased, as illustrated in this figure. In addition, the gate leakage current increased for the samples with 600 °C RTA, owing to HfO<sub>2</sub> thin-film crystallization. However, the gate leakage current reduction may still be observed for the fluorinated samples, as shown in Fig. 3. The gate leakage current for the samples with fluorine incorporation was much smaller than that of the samples without fluorine incorporation, whereas the CET was also decreased for fluorinated samples with and without 600 °C PDA (Fig. 4). The decrease in CET for the samples with 600 °C PDA resulted from densification of the HfO<sub>2</sub> thin film. However, the HfO<sub>2</sub> films with fluorine incorporation appeared to possess properties superior to those of the asdeposited samples, including thin equivalent oxide thickness and low leakage current. Fig. 4 demonstrates the relationship between gate leakage current density at  $V_G = V_{\rm FB} - 1$  V and capacitance equivalent oxide thickness for all samples. The gate leakage current density of the sample with  $1 \times 10^{15}$  cm<sup>-2</sup> F implantation displayed a two-order-of-magnitude improvement by comparison with the as-deposited sample with PDA at 600 °C under the gate injection mode. The same tendency was shown in the CET performance. Even after PDA at 600 °C, a low CET (16.9 Å) was obtained, whereas the leakage current was kept at less than 0.01 mA/cm<sup>2</sup> for the HfO<sub>2</sub> films with fluorine incorporation under substrate injection. The gate leakage current reduction of the F-incorporated HfO<sub>2</sub> gate dielectrics can be explained by F-atom incorporation into the HfO<sub>2</sub> layer. The fluorine atoms can be bonded to Hf (or Si) dangling bonds, resulting in annihilation of oxygen vacancies. In addition, the fluorine incorporation will effectively eliminate some shallow traps in HfO<sub>2</sub> thin films, resulting in lower F-P conduction leakage current for fluorinated HfO2 gate dielectrics [16], [18]. This shallow trap elimination will be discussed in the next paragraph. Fig. 5 shows the Weibull distribution plots of the gate leakage current density at  $V_G = V_{FB} - 1$  V for all samples. Both the performance and uniformity distribution of the fluorinated HfO<sub>2</sub> gate dielectrics were superior to those of the as-deposited samples under both gate and substrate injection modes, without an increase in the CET.

The temperature dependence of the gate leakage current was studied to understand the current transport mechanisms. The gate leakage currents were measured from 318 to 373 K, as shown in Fig. 6(a) and (b) for gate electron injection



Fig. 3. I-V characteristics for the as-deposited and fluorinated HfO<sub>2</sub> gate dielectrics with and without PDA under (a) gate injection and (b) substrate injection.



Fig. 4. Relationship between gate leakage current and CET for all samples. The fluorinated  $HfO_2$  gate dielectrics have lower leakage current and CET.

(negative  $V_G$ ) and in Fig. 6(c) and (d) for substrate electron injection (positive  $V_G$ ). The gate leakage current increases with increasing measuring temperature under both gate and substrate injections for all samples, thus showing obvious temperature dependence. As a result, the commonly used equations for direct and F–N tunnelings do not fit the experimental current density of the high-k dielectrics, which are larger by orders of magnitude than the calculated currents. To further investigate the carrier transportation of as-deposited and fluorinated HfO<sub>2</sub> gate dielectrics with and without RTA, the F–P conduction fitting is performed, as shown in the inset of



Fig. 5. Weibull distribution of gate leakage current for the as-deposited and fluorinated  $HfO_2$  gate dielectrics under (a), (c) gate injection and (b), (d) substrate injection. A good distribution performance of the fluorinated  $HfO_2$  gate dielectrics was observed.



Fig. 6. Temperature dependence of gate leakage current increase for (a), (c) as-deposited and (b), (d) fluorinated  $HfO_2$  (with F 1E15 SSFI) gate dielectrics under (a), (b) gate injection and (c), (d) substrate injection.

Fig. 7. The data in the inset of Fig. 7 were extracted from the good F–P fitting [22]  $(J = E_{OX} \times \exp\{-q[\Phi_B - (qE_{OX} - \pi\varepsilon_i)^{1/2}]/kT\})$ , where  $\Phi_B$  is the effective F–P barrier, and  $\varepsilon_i$  is the dielectric constant of SiO<sub>2</sub>. The electric field  $E_{OX} = V/T_{OX}$  is an "effective" electric field because  $T_{OX}$  is the CET. As a result,  $\Phi_B$  is named the effective F–P barrier, which is determined by the effective electric field  $E_{OX}$ . In addition, as described in Fig. 2, there is an interfacial oxide layer between HfO<sub>2</sub> and Si. Therefore, the barrier parameters to be discussed in this paper are "effective" values that include the effects of these ILs [19]. Both gate and substrate injections were aggressively studied, as shown in this figure. It should be noted



Fig. 7. Effective F–P trapping level for the as-deposited and fluorinated  $HfO_2$  gate dielectrics under (a) gate injection and (b) substrate injection. Inset shows the F–P curve fit for all samples.



Fig. 8. Physical model of (a), (c) as-deposited and (b), (d) fluorinated gate dielectrics for F–P conduction under (a), (b) substrate injection and (c), (d) gate injection.

that this effective barrier height includes the effect of the IL between  $HfO_2$  and Si. The extracted trap energy  $\Phi_B$  under substrate injection for the as-deposited sample is 1.11 eV from the conduction band of  $HfO_2$ , whereas that of the fluorinated sample (F 1E15) is about 1.25 eV. Similarly, the extracted





Fig. 9. I-V characteristics at 77 K measured for the as-deposited and fluorinated HfO<sub>2</sub> gate dielectrics with and without PDA under (a) gate injection and (b) substrate injection.

trap energy under gate injection for the as-deposited sample is 1.04 eV from the conduction band of HfO<sub>2</sub>, whereas that of the fluorinated sample (F 1E15) is about 1.25 eV. As the F-implant dosage increases, the increase in the effective trapping level is easily observed, which means that most of the shallow traps in the HfO<sub>2</sub> film can be eliminated using this fluorine implantation technique. In addition, the decreased effective trapping level can be observed for the annealed samples. The gate leakage current will increase for the annealed samples, owing to film crystallization discussed earlier. As a result, the effective trapping level extracted from F-P conduction current will decrease, as shown in this figure. Furthermore, the Schottky emission barrier ( $J = A^*T^2 \exp[-q(\Phi_B - \sqrt{qE/4\pi}\varepsilon I)/kT])$  was also calculated. The Schottky emission barrier  $\Phi_B$  is also an effective barrier, as previously mentioned. Moreover,  $A^*$  is the Richardson's constant, and E is an effective electric field. The same as F-P conduction, the gate current of Schottky emission will be dependent on temperature variation. This obvious temperature dependence of the gate leakage current was shown in Fig. 6. However, because the barrier height extracted from Schottky emission was larger than the trap energy extracted from F-P conduction, the F-P conduction mechanism would dominate the Schottky emission for both as-deposited and fluorinated HfO2 gate dielectrics. Fig. 8 shows the energy band diagrams of carrier injection through TAT from the silicon substrate into the  $HfO_2$  gate dielectric [Fig. 8(a) and (b)] and from the TaN metal gate into the  $HfO_2$  gate dielectric [Fig. 8(c)

Fig. 10. Effective F–N barrier height for the as-deposited and fluorinated  $HfO_2$  gate dielectrics under (a) gate injection and (b) substrate injection. Inset shows the well FN fitting for all samples.

and (d)]. As aforementioned, the fluorinated  $HfO_2$  gate dielectric had deep trapping, resulting in lower gate leakage current than the as-deposited  $HfO_2$  gate dielectric, due to shallow trap elimination.

In order to obtain the energy band diagram of the TaN/HfO<sub>2</sub>/IL/Si structure with and without fluorine incorporation, we studied the tunneling current under gate and substrate injections by biasing the p- and n-type Si substrates to accumulation at 77 K. The current tunneling under gate and substrate injections can be observed for the MOS capacitors with p- and n-type Si substrates, respectively. In addition, at such a low temperature, the F-P conduction is suppressed, and the F-N tunneling current is dominant. In previous studies [23]–[31], the F–N tunneling is usually used for current transport analysis of high-k gate stacks. The F–N fitting can be used for the high-k gate insulator of a MOS capacitor, whereas the gate insulator is a dielectric bilayer [23]-[28] or ONO stacks [29]–[31]. As described in Fig. 2, there is an interfacial oxide layer between HfO2 and Si. As a result, the F-N barrier parameters to be discussed in this paper are "effective" values with consideration of these ILs. Fig. 9(a) and (b) shows the leakage current of as-deposited and fluorinated HfO<sub>2</sub> with a TaN gate measured at 77 K under gate and substrate injections, respectively. Similar to the J-V characteristics at room temperature, both the leakage current and the breakdown voltage improved for the samples with fluorine incorporation. The characteristics improved with increasing fluorine implantation



Fig. 11. Band diagrams of (a) as-deposited, (b) SSFI (F 1E13)  $HfO_2$ , (c) SSFI (F 1E14)  $HfO_2$ , and (d) SSFI (F 1E15)  $HfO_2$ , with a TaN gate extracted from leakage current at 77 K.

dosage, as illustrated in this figure. The inset of Fig. 10 shows the FN tunneling barrier heights fitted in the high-field region  $(J = E^2 \exp[-4\sqrt{2m^*}(q\phi_B)^{3/2}/3q\hbar E])$ , where the electron effective mass in HfO<sub>2</sub> was  $0.1m_0$  (m<sub>0</sub> is the free electron mass) [19], and  $\hbar$  is the Planck's constant.  $\Phi_B$  is the effective barrier height that takes into account barrier height lowering and quantization of electrons at the semiconductor surface. The slope of the fitted line in the inset yields the following relationship:  $B = -(8\pi(2qm^*)^{1/2}/3h)\phi_{\mathrm{eff}}^{3/2}$ . In addition, the FN tunneling is quite different from F-P conduction and Schottky emission. There is no temperature parameter in this equation. What is measured is the gate current as a function of gate voltage. On the other hand, it should be noted that the FN tunneling current originating from gate injection is determined by the metal/HfO<sub>2</sub> barrier and is essentially not affected by the presence of the IL between  $HfO_2$  and Si substrate. By the same token, the current originating from the substrate injection is determined by the IL/Si barrier. Thus, we can obtain both the TaN/HfO<sub>2</sub> and IL/Si barrier heights from the FN tunneling current under gate and substrate injections, respectively. Both the TaN/HfO<sub>2</sub> and IL/Si barrier heights were increased with the F-implant dosage (Fig. 10). As previously noted in this paper, the IL was Hf-silicate, not pure oxide. Therefore, the effective IL/Si barrier height was 2.7 eV, which is smaller than the  $SiO_2/Si$  barrier height (3.1 eV). However, the Hf-silicate with fluorine incorporation is increased, as shown in Fig. 10. It seems likely that F atoms incorporated into the HfO<sub>2</sub> layer are bonded to the Hf (or Si) dangling bond, resulting in annihilation of the oxygen vacancies, resulting in a greater barrier, as previously noted. The IL/Si barrier heights were also increased under substrate injection, owing to fluorine accumulating in the IL to passivate defect vacancies in the Si dangling bonds. On the other hand, the TaN/HfO2 barrier height for the as-deposited sample is 1.9 eV, indicating that the conduction band of the  $HfO_2$  film to the vacuum level is 2.8 eV, which is similar to previous research [19]. In addition, the effective  $TaN/HfO_2$ and IL/Si barrier heights will decrease for the samples with PDA, as shown in this figure. The effective barrier was extracted from the FN equation, which was affected by  $J_{\rm FN}$ . The  $J_{\rm FN}$  will increase for the annealed samples due to HfO<sub>2</sub>

film crystallization, as we previously mentioned. Therefore, the effective  $TaN/HfO_2$  and IL/Si barrier heights will decrease for the annealed samples with consideration of  $HfO_2$  film crystallization.

In summary, our results imply that the HfO<sub>2</sub> gate dielectrics with fluorine incorporation in CMOS applications would have lower leakage current due not only to the shallow trap elimination but also to the barrier increases. Fig. 11(a)–(d) shows the band diagrams of TaN/HfO<sub>2</sub>/IL/Si, TaN/HfO<sub>2</sub>/IL/Si (with F  $1 \times 10^{13}$ /cm<sup>2</sup>), TaN/HfO<sub>2</sub>/IL/Si (with F  $1 \times 10^{14}$ /cm<sup>2</sup>), and TaN/HfO<sub>2</sub>/IL/Si (with F  $1 \times 10^{15}$ /cm<sup>2</sup>) capacitors, respectively, at flat band, which serve to summarize the key results we have obtained from analysis of their F–N tunneling characteristics.

## **IV. CONCLUSION**

The carrier transportation mechanism of fluorinated HfO<sub>2</sub> gate dielectrics was successfully investigated in this paper. First, the F–P conduction under gate and substrate injections for as-deposited and fluorinated HfO<sub>2</sub> gate dielectrics was analyzed. The effective F–P barriers increased with increasing fluorine implantation dosage, indicating that the fluorinated HfO<sub>2</sub> gate dielectrics have a deep trapping level, resulting in lower F–P current. Second, the F–N tunneling mechanism for fluorinated HfO<sub>2</sub> gate dielectrics was also studied by the J-V measurement at 77 K. The energy band diagram of the TaN/HfO<sub>2</sub>/IL/Si capacitors with fluorine incorporation can be extracted from the good F–N fitting in this paper. Furthermore, the energy band diagram of the TaN/HfO<sub>2</sub>/IL/Si capacitors was demonstrated by taking into account the IL, which is useful for understanding fluorinated HfO<sub>2</sub> in CMOS applications.

#### REFERENCES

- S. W. Huang and J. G. Hwu, "Lateral nonuniformity of effective oxide charges in MOS capacitors with Al<sub>2</sub>O<sub>3</sub> gate dielectrics," *IEEE Trans. Electron Devices*, vol. 53, no. 7, pp. 1608–1614, Jul. 2006.
- [2] L. A. Ragnarsson, V. S. Chang, H. Y. Yu, H. J. Cho, T. Conard, K. M. Yin, A. Delabie, J. Swerts, T. Schram, S. D. Gendt, and S. Biesemans, "Achieving conduction band-edge effective work functions by La<sub>2</sub>O<sub>3</sub> capping of hafnium silicates," *IEEE Electron Device Lett.*, vol. 28, no. 6, pp. 486–488, Jun. 2007.

- [3] Z. Ren, M. V. Fischetti, E. P. Gusev, E. A. Cartier, and M. Chudzik, "Inversion channel mobility in high-κ high performance MOSFETs," in *IEDM Tech. Dig.*, 2003, pp. 33.2.1–33.2.4.
- [4] W. Zhu and T. P. Ma, "Temperature dependence of channel mobility in HfO<sub>2</sub>-gated NMOSFETs," *IEEE Electron Device Lett.*, vol. 25, no. 2, pp. 89–91, Feb. 2004.
- [5] R. Singanamalla, C. Ravit, G. Vellianitis, J. Petry, V. Paraschiv, J. P. van Zijl, S. Brus, M. Verheijen, R. G. R. Weemaes, M. Kaiser, J. G. M. van Berkum, P. Bancken, R. Vos, H. Yu, K. deMeyer, S. Kubicek, S. Biesemans, and J. C. Hooker, "Low V<sub>T</sub> Mo(O, N) metal gate electrodes on HfSiON for sub-45 nm pMOSFET devices," in *IEDM Tech. Dig.*, 2006, pp. 23.6.1–23.6.4.
- [6] X. Yu, M. Yu, and C. Zhu, "Advanced HfTaON/SiO<sub>2</sub> gate stack with high mobility and low leakage current for low-standby-power application," *IEEE Electron Device Lett.*, vol. 27, no. 6, pp. 498–501, Jun. 2006.
- [7] M. Cassé, L. Thevenod, B. Guillaumot, L. Tosti, F. Martin, J. Mitard, O. Weber, F. Andrieu, T. Ernst, G. Reimbold, T. Billon, M. Mouis, and F. Boulanger, "Carrier transport in HfO<sub>2</sub>/metal gate MOSFETs: Physical insight into critical parameters," *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 759–768, Apr. 2006.
  [8] C. S. Lai, W. C. Wu, J. C. Wang, and T. S. Chao, "The charac-
- [8] C. S. Lai, W. C. Wu, J. C. Wang, and T. S. Chao, "The characterization of CF<sub>4</sub>-plasma fluorinated HfO<sub>2</sub> gate dielectrics with TaN metal gate," *Appl. Phys. Lett.*, vol. 86, no. 22, pp. 222905–222907, May 2005.
- [9] R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros, and M. Metz, "High-κ/metal-gate stack and its MOSFET characteristics," *IEEE Electron Device Lett.*, vol. 25, no. 6, pp. 408–410, Jun. 2004.
- [10] S. Datta, G. Dewey, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, R. Kotlyar, M. Metz, N. Zelick, and R. Chau, "High mobility Si/SiGe strained channel MOS transistors with HfO<sub>2</sub>/TiN gate stack," in *IEDM Tech. Dig*, 2003, pp. 28.1.1–28.1.4.
- [11] M. Inoue, S. Tsujikawa, M. Mizutani, K. Nomura, T. Hayashi, K. Shiga, J. Yugami, J. Tsuchimoto, Y. Ohno, and M. Yoneda, "Fluorine incorporation into HfSiON dielectric for V<sub>th</sub> control and its impact on reliability for poly-Si gate pFET," in *IEDM Tech. Dig.*, 2005, pp. 17.1.1–17.1.4.
- [12] K. Seo, R. Sreenivasan, P. C. McIntyre, and K. C. Saraswat, "Improvement in high-k (HfO<sub>2</sub>/SiO<sub>2</sub>) reliability by incorporation of fluorine," in *IEDM Tech. Dig.*, 2005, pp. 17.2.1–17.2.4.
- [13] C. S. Lai, W. C. Wu, J. C. Wang, and T. S. Chao, "Thermal stability improvement for HfO<sub>2</sub> by fluorine impantation," in *Proc. Extended Ab*stracts Solid State Device Mater., 2005, pp. 234–235.
- [14] C. S. Lai, W. C. Wu, K. M. Fang, J. C. Wang, and S. J. Lin, "The effects of post CF<sub>4</sub> plasma treatment on the HfO<sub>2</sub> thin film," *Jpn. J. Appl. Phys. 1, Regul. Rap. Short Notes*, vol. 44, no. 4B, pp. 2307–2310, 2005.
- [15] Y. Yasuda and C. Hu, "Effect of fluorine incorporation on 1/f noise of HfSiON FETs for future mixed-signal CMOS," in *IEDM Tech. Dig*, 2006, pp. 10.5.1–10.5.4.
- [16] C. S. Lai, W. C. Wu, J. C. Wang, and T. S. Chao, "Characteristics of fluorine implantation for HfO<sub>2</sub> gate dielectrics with high-temperature postdeposition annealing," *Jpn. J. Appl. Phys. 1, Regul. Rap. Short Notes*, vol. 45, no. 4B, pp. 2893–2897, 2006.
- [17] C. S. Lai, W. C. Wu, T. S. Chao, J. H. Chen, J. C. Wang, L. L. Tay, and N. Rowell, "Suppression of interfacial reaction for HfO<sub>2</sub> on silicon by pre-CF<sub>4</sub> plasma treatment," *Appl. Phys. Lett.*, vol. 89, no. 7, p. 072 904, Aug. 2006.
- [18] W. C. Wu, C. S. Lai, J. C. Wang, J. H. Chen, M. W. Ma, and T. S. Chao, "High-performance HfO<sub>2</sub> gate dielectrics fluorinated by postdeposition CF<sub>4</sub> plasma treatment," *J. Electrochem. Soc.*, vol. 154, no. 7, pp. H561– H565, 2007.
- [19] W. J. Zhu, T. Tamagawa, M. Gibson, T. Furukawa, and T. P. Ma, "Current transport in metal/hafnium oxide/silicon structure," *IEEE Electron Device Lett.*, vol. 23, no. 2, pp. 97–99, Feb. 2002.
- [20] Z. Xu, M. Houssa, S. D. Gendt, and M. Heyns, "Polarity effect on the temperature dependence of leakage current through HfO<sub>2</sub>/SiO<sub>2</sub> gate dielectric stacks," *Appl. Phys. Lett.*, vol. 80, no. 11, pp. 1975–1977, Mar. 2002.
- [21] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-κ gate dielectrics: Current status and materials properties considerations," J. Appl. Phys., vol. 89, no. 10, pp. 5243–5275, May 2001.
- [22] S. M. Sze, *Physics of Semiconductor Devices*. New York: Wiley, 1981, p. 403.
- [23] R. J. Carter, E. Cartier, M. Caymax, S. De Gendt, R. Degraeve, G. Groeseneken, M. Heynes, T. Kauerauf, A. Kerber, S. Kubicek, G. Lujan, L. Pantisano, W. Tsai, and E. Young, "Electrical characterization of high-k materials prepared by atomic layer CVD," in *Proc. Extended Abstracts IEEE IWGI*, 2001, pp. 94–99.

- [24] W. J. Zhu, T. P. Ma, T. Tamagawa, Y. Di, J. Kim, R. Caeeuthers, M. Gibson, and T. Furukawa, "Current transport in metal/hafnium oxide/silicon structure," in *IEDM Tech. Dig.*, 2001, pp. 463–466.
- [25] N. Lu, H. J. Li, M. Gardner, and D. L. Kwong, "Higher k HfTaTiO gate dielectric with improved material and electrical characteristics," in *Proc. IEEE DRC*, 2005, pp. 221–222.
- [26] H. G. Duan, E. Q. Xie, F. Ye, and R. Jiang, "Study on field emission from hafnium oxynitride prepared by DC sputtering," in *Proc. IEEE Int. Workshop EDST*, 2007, pp. 137–140.
- [27] O. Blank, H. Reisinger, R. Stengl, M. Gutsche, F. Wiest, V. Capodieci, J. Schulze, and I. Eisele, "A model for multistep trap-assisted tunneling in thin high-k dielectrics," J. Appl. Phys., vol. 97, no. 4, pp. 044107– 044113, Feb. 2005.
- [28] A. Paskaleva, A. J. Bauer, M. Lemberger, and S. Zurcher, "Different current conduction mechanisms through thin high-k Hf<sub>x</sub>Ti<sub>y</sub>Si<sub>z</sub>O films due to the varying Hf to Ti ratio," J. Appl. Phys., vol. 95, no. 10, pp. 5583– 5590, May 2004.
- [29] J. J. Lee, X. Wang, W. Bai, N. Lu, and D.-L. Kwong, "Theoretical and experimental investigation of Si nanocrystal memory device with HfO<sub>2</sub> high-k tunneling dielectric," *IEEE Trans. Electron Devices*, vol. 50, no. 10, pp. 2067–2072, Oct. 2003.
- [30] Y. Q. Wang, W. S. Hwang, G. Zhang, G. Samudra, Y. C. Yeo, and W. J. Yoo, "Electrical characteristics of memory devices with a high-k HfO<sub>2</sub> trapping layer and dual SiO<sub>2</sub>/Si<sub>3</sub>N<sub>4</sub> tunneling layer," *IEEE Trans. Electron Devices*, vol. 54, no. 10, pp. 2699–2705, Oct. 2007.
- [31] C. H. Lee, K. C. Park, and K. Kim, "Charge-trapping memory cell of SiO<sub>2</sub>/SiN/high-k dielectric Al<sub>2</sub>O<sub>3</sub> with TaN metal gate for suppressing backward-tunneling effect," *Appl. Phys. Lett.*, vol. 87, no. 7, pp. 073 510– 073 512, Aug. 2005.



Woei Cherng Wu was born in Taipei, Taiwan, R.O.C., on December 26, 1978. He received the B.S. and M.S. degrees in electronics engineering from Chang Gung University, Taoyuan, Taiwan, in 2002 and 2004, respectively. He is currently working toward the Ph.D. degree in the Institute and Department of Electrophysics, National Chiao-Tung University, Hsinchu, Taiwan.

His research interest focuses on the studies of semiconductor device physics, including high- $\kappa$  gate dielectrics and nonvolatile Flash memories.



**Chao-Sung Lai** was born in Yilan, Taiwan, R.O.C., in 1969. He received the B.S. and Ph.D. degrees from the National Chiao-Tung University, Hsinchu, Taiwan, in 1991 and 1996, respectively.

In 1996, he joined the National Nano Device Laboratory, where he has been engaged in the research on SOI devices. In 1997, he joined the Department of Electronic Engineering, Chang Gung University, Tao-Yuan, Taiwan, as an Assistant Professor, where he has been engaged in the research on the characteristics and reliability of MOSFETs, nitrided thin gate

dielectrics, nitrided interpoly dielectrics, process-induced degradation on thin gate oxide, and modeling of dielectrics' reliability.



**Tzu-Ming Wang** was born in Tainan, Taiwan, R.O.C., in 1983. He received the B.S. degree in electronics engineering in 2005 from Chang Gung University, Tao-Yuan, Taiwan, where he is currently working toward the M.S. degree at the Institute of Electronics Engineering.

His current research interests include high- $\kappa$  gate dielectrics and thin-film-transistor liquid-crystal display (TFT-LCD).



Jer-Chyi Wang was born in Tao-Yuan, Taiwan, R.O.C., in 1976. He received the B.S. and Ph.D. degrees from the National Chiao-Tung University, Hsinchu, Taiwan, in 1998 and 2003, respectively.

In 2003, he joined the Nanya Technology Corporation, Taoyuan, Taiwan, where he has been engaged in the research on dynamic random access memory (DRAM). His current research interests include the characteristics and reliability of MOSFETs, metal-gate/high- $\kappa$  technology, nitrided interpoly dielectrics, process-induced degradation on thin gate

oxide, and modeling of dielectrics' reliability.



**Chih Wei Hsu** was born in Taipei, Taiwan, R.O.C., on August 17, 1981. He received the B.S. degree from Chang-Gung University, Taoyuan, Taiwan, in 2003 and the M.S. degree in electronics engineering from the National Chiao-Tung University, Hsinchu, Taiwan, in 2005.

He is currently with the Department of Electronics Engineering, National Chiao-Tung University. His research interest focuses on nitride storage Flash memory, particularly in numerical simulation of the retention behavior.



Ming Wen Ma was born in Taipei, Taiwan, R.O.C., in 1980. He received the B.S. degree in electrophysics and the M.S. degree in electronics engineering in 2002 and 2004, respectively, from the National Chiao-Tung University, Hsinchu, Taiwan, where he is currently working toward the Ph.D. degree in the Department of Electronics Engineering.

His research interests are the fabrication and characterization of low-temperature polycrystalline thin-film transistor, silicon-on-insulator device, metal-gate/high- $\kappa$  technology, and RF metal-





Wen-Cheng Lo was born in Taipei, Taiwan, R.O.C., in 1976. He received the B.S. degree in physics from the National Chung Hsing University, Taichung, Taiwan, in 1999, and the M.S. and Ph.D. degrees in electronics engineering from the National Chiao-Tung University, Hsinchu, Taiwan, in 2001 and 2007, respectively.

He is currently with the Department of Electronics Engineering, National Chiao-Tung University. His research interests are the fabrication and characterization of silicon-on-insulator (SOI) devices and

metal-gate/high- $\kappa$  technology.



**Tien Sheng Chao** (S'88–M'92–SM'01) was born in Penghu, Taiwan, R.O.C., in 1963. He received the Ph.D. degree in electronics engineering from the National Chiao-Tung University, Hsinchu, Taiwan, in 1992.

In 1992, he was an Associate Researcher with the National Nano Device Laboratories and became a Researcher in 1996. Since 2001, he has been with the Institute and Department of Electrophysics, National Chiao-Tung University. He has published more than 140 papers in various fields, including develop-

ment of thin dielectric preparations, cleaning processes, and CMOS device fabrication.