

Characterization of Enhanced Stress Memorization Technique on nMOSFETs by Multiple Strain-Gate Engineering

Tsung-Yi Lu, Tien-Shun Chang, Shih-An Huang, and Tien-Sheng Chao

Abstract—To extend a carrier mobility improvement by strain engineering in high-density and small-gate-space complementary metal–oxide–semiconductor (CMOS) circuits, we have proposed a new stress memorization technique (SMT) that uses a strain proximity free technique (SPFT) to demonstrate the mobility improvement through multiple strain-gate engineering. The electron mobility of n-channel metal–oxide–semiconductor (MOS) field-effect transistors with the SPFT exhibits a 14% increase over counterpart techniques. Compared with the conventional SMT, the SPFT avoids the limitation of the stressor volume for the performance improvement in high-density CMOS circuits. We also found that the preamorphous layer (PAL) gate structure in combination with the SPFT can improve the mobility further to 31% greater than standard devices. Moreover, an additional 30% mobility enhancement can be achieved by using a dynamic threshold-voltage MOS and combining the PAL gate structure with the SPFT, respectively. The gate-oxide reliability and the channel-hot-carrier reliability are also analyzed. Our results show a mobility improvement by the SPFT, a slightly increased gate leakage current, and degraded channel-hot-carrier reliability.

Index Terms—Mobility, n-channel metal–oxide–semiconductor field-effect transistors (nMOSFETs), strain.

I. INTRODUCTION

IN PURSUE of high-speed circuit applications, mobility enhancement by local stressor engineering in high-performance complementary metal–oxide–semiconductor (CMOS) transistors has been intensively studied using techniques such as contact etch-stop layer (CESL) and embedded SiGe in the source/drain (S/D) area [1]–[4]. Recently, a stress memorization technique (SMT) has been reported to enhance the electron mobility on n-channel MOS field-effect transistors (nMOSFETs) and has been widely studied using a variety of approaches [5]–[7]. However, most previous studies have

demonstrated the performance boost without considering the scalability of the gate density. As the scaling of design rules such as poly pitch shrinks in high-density static-random-access-memory circuits (as shown at the top of Fig. 1), the mobility enhancement will be limited by the stressor volume and process integration issues. The introductions of the longitudinal tensile stress and the vertical compressive stress into the channel region are well-known principles of mobility enhancement in nMOSFETs [8]. However, the longitudinal tensile stress will be limited as the stressor volume reaches its saturation point, causing performance degradation [9]. Moreover, poor Ni-silicide formation and contact process integration issues will be induced by the stressor residue in high-density CMOS circuits.

In this paper, we propose a strain proximity free technique (SPFT) to circumvent the limitation of the stressor volume for the performance improvement in high-density circuits. A stacked a-Si/poly-Si gate structure has been reported to enhance the channel stress and the electron mobility [10]. We have proposed a preamorphous layer (PAL) gate structure using the implantation process to further improve the performance on nMOSFETs.

The dynamic threshold-voltage MOS (DTMOS), which lowers the threshold voltage of MOSFETs only in an active operation, is proposed for high-speed and low-power applications [11], [12]. The DTMOS realizes a higher saturation current in the active mode and a lower leakage current in the standby mode. We have applied the DTMOS and combined it with the SPFT to demonstrate a further performance improvement without increasing the standby power consumption. The gate-oxide reliability and the channel-hot-carrier reliability are also discussed for characterizing the performance improvement and the device reliability on the strain engineering.

II. EXPERIMENT AND CHARACTERIZATION

The nMOSFETs were fabricated on 6-in wafers using a conventional MOSFET process flow, including local oxidation of device isolation, gate oxide, S/D extension (SDE) implantation, sidewall spacer formation, deep S/D implantation, contact patterning, and metallization processing, as listed in Fig. 1. All the nMOSFETs characterized in this paper had a 2.5-nm-thick gate oxide and a 150-nm-thick poly-Si layer as the gate electrode, grown in a vertical furnace. The PAL gate structure was proposed by arsenic atom implantation. Two arsenic dosages were split in this paper for achieving different thicknesses of the

Manuscript received September 2, 2010; revised October 27, 2010 and December 30, 2010; accepted January 9, 2011. Date of publication March 3, 2011; date of current version March 23, 2011. This work was supported by the National Science Council, Taiwan, under Contract NSC 97-2221-E-009-152-MY3. The review of this paper was arranged by Editor D. Esseni.

T.-Y. Lu is with the Institute and Department of Electrophysics, National Chiao Tung University, Hsinchu 30050, Taiwan, and also with Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu 30077, Taiwan.

T.-S. Chang is with the Institute and Department of Electrophysics and the Advanced Semiconductor Device Fabrication and Measurement Laboratory in Electrophysics, National Chiao Tung University, Hsinchu 30050, Taiwan.

S.-A. Huang and T.-S. Chao are with the Institute and Department of Electrophysics, National Chiao Tung University, Hsinchu 30050, Taiwan (e-mail: tschao@mail.nctu.edu.tw).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2011.2107324




Fig. 1. High-density CMOS circuit-structure process flow for the SPFT.

amorphous layer in the gate electrode. The arsenic energy and dosage split in the experiment were 50 KeV and $1 \times 10^{15} \text{ cm}^{-2}$, and 50 KeV and $5 \times 10^{15} \text{ cm}^{-2}$, respectively. The PAL is located between the gate oxide and the poly-Si layer. The SPFT process flow is inserted between the poly-Si layer deposition and the gate patterning. Before the patterning on the poly-Si gate, the SPFT is introduced by high tensile-stressor deposition, rapid thermal annealing (RTA), and stressor removal processes. The stressor of the SPFT in this experiment is a high tensile Si_3N_4 film with a 100-nm thickness by low-pressure chemical vapor deposition (LPCVD). The stress level of this film is nearly 1.3 GPa. The RTA was processed by spike annealing in a 1050 °C ambient. Two-step dry-and-wet etching was used in the stressor removal process. To protect the poly-Si from plasma damage under the dry etch, 90% of the stressor thickness was removed by plasma etching, and the remainder was stripped by a thermal H_3PO_4 acid. Photo patterning and plasma etching to define the gate electrode were then carried out. After the gate patterning, SDE formation by arsenic implantation, sidewall spacer formation, and deep S/D implantation were processed. After the S/D dopant activation by spike RTA, a 100-nm LPCVD tensile Si_3N_4 CESL was deposited on all transistors. After the interlayer dielectric film deposition and contact patterning, a four-level metallization (Ti–TiN–Al–TiN) was carried out in the physical vapor deposition system.

The device characteristics were measured by a Keithly-4200 semiconductor parameter analyzer. The electron mobility is determined by the field effective mobility extraction as $\mu_{\text{EF}} = (G_m \times L)/(W \times C_{\text{ox}} \times V_d)$, where G_m is the transconductance, C_{ox} is the gate-oxide capacitance, V_d is the drain voltage, and W and L are the channel width and length, respectively. The threshold voltage was determined by the constant drain-current method when the drain current was set to 40 nA/ μm . The linear- and saturation-mode threshold voltages, i.e., $V_{\text{t_lin}}$




Fig. 2. Electron mobility of the nMOSFET for the SPFT and combining the SPFT with the PAL gate structure with channel width/length = 10/0.35 μm .

and $V_{\text{t_sat}}$, were extracted at drain voltages of 0.1 and 1.5 V, respectively.

III. RESULTS AND DISCUSSION

The gate-oxide reliability is confirmed by testing the breakdown voltage V_{BD} . The SPFT shows a V_{BD} (= 5 V) performance comparable with standard devices. The performance improvement for the nMOSFET is illustrated in Fig. 2. The standard device here is an unstrained device without the SPFT and the PAL gate structure. The SPFT without the PAL gate structure shows a 14% mobility improvement on the device channel width/length = 10/0.35 μm . The corresponding I_d – V_d characteristic of the SPFT is also shown in Fig. 3. The SPFT shows an 8% I_d improvement, as compared with that of the standard device.




Fig. 3. Corresponding I_d - V_d characteristic of the nMOSFET for the SPFT and combining the SPFT with the PAL gate structure with channel width/length = 10/0.35 μm .

Since the SPFT is applied to introduce the stress into the channel region before the gate patterning, it can prevent the problems of stessor volume and small gate pitch in high-density circuits. A simple model is proposed to explain the mechanism of the SPFT. In [13] and [14], it was reported that the vertical compressive stress is the major component of the stress in SMT processes. In the SPFT approach, the RTA has transferred the high tensile stress from the disposable stessor to the gate poly-Si, resulting in the induction of a plastic strain in the poly-Si. To compensate for this external stress from the disposable stessor, a very high vertical compressive strain is induced in the poly-Si. The deformation of the poly-Si is expanded in the longitudinal direction and compressed in the vertical direction. This further creates the longitudinal tensile stress and the vertical compressive stress in the Si channel. After the stessor removal, the high longitudinal tensile stress and vertical compressive stress will be memorized in the channel region. This mechanism appears to explain the increased stress resulting from the use of the SPFT to enhance the electron mobility. Moreover, previous studies have shown that the poly-Si got a smaller grain size after processing with the SMT [7]. Our scanning electron microscope (SEM) pictures show that the mean grain size of the typical poly-Si is 77–106 nm, whereas the mean grain size for the SPFT poly-Si is 64–86 nm, as shown in Fig. 4. The grain-size change during the SPFT may affect the interface between the poly-Si and the gate oxide, which modulates the energy barrier height in the poly-Si.

A significant improvement of the mobility on the SPFT with a PAL gate structure is found, as shown in Fig. 2. It appears that the SPFT with the PAL gate structure can further increase the mobility to 24% for PAL 1 and 31% for PAL 2, dosing with 50 KeV and 1×10^{15} and 5×10^{15} cm^{-2} of arsenic implantation, respectively. Moreover, the I_d increase of 21% and 28% (as shown in Fig. 3) may be achieved when using both the SPFT and the PAL gate structure. The mechanism of the stress enhancement in the PAL gate structure may be as follows: The recrystallization of the amorphous region during the SPFT process leads to the shrinkage of the total thickness

of the gate and results in a residual compressive strain. The PAL gate structure with the optimization of the arsenic implantation of the PAL provides more vertical compressive stress and longitudinal tensile stress to the channel region. For a recent high- k /metal gate structure, a thin metal layer below the poly-Si plays a role in the work function adjustment. Since the metal layer that we usually use is thinner than 10 nm, we believe that the SPFT combined with the PAL gate structure can be efficient for improving the electron mobility in the advanced technology [15]–[17]. The gate leakage current under the SPFT combined with the PAL gate structure is slightly higher than that in a conventional gate structure device, which is nearly 30 pA/ μm , as shown in Fig. 5. The higher gate leakage current in the PAL 2 gate structure may come from the thicker PAL, which is inducing the interface roughness between the gate oxide and the Si substrate during the SPFT.

The DTMOS is applied for a further performance boost to the SPFT. This was proposed by connecting the poly-Si gate to the Si body (well region). We present the gate-length dependence of the threshold voltage for a standard device and the DTMOS device in Fig. 6. The saturation threshold voltage V_{t_sat} for the DTMOS SPFT was nearly 100-mV V_{t_sat} lower than the standard SPFT device. A better explanation for the reduction of the threshold voltage is a forward Si body to the source junction bias. Furthermore, an insignificant V_{t_sat} difference is found when using the SPFT to improve the electron mobility. As shown in Fig. 7, the electron mobility is improved by 32% and 46% using the DTMOS standard device and the DTMOS SPFT, as compared with the simple standard device. Moreover, a nearly 60% mobility enhancement can be achieved by combining a PAL 2 gate structure with the DTMOS SPFT. The corresponding I_d - V_g characteristic of the DTMOS SPFT is illustrated in Fig. 8. The drain current at the $I_{on,(V_g=0.7\text{ V}, V_d=0.1\text{ V})}/I_{off,(V_g=0\text{ V}, V_d=0.1\text{ V})}$ state and the I_{on}/I_{off} ratio are also illustrated in the inset of this figure. It is shown that the I_{off} current of the DTMOS SPFT and the PAL gate structure combined with the DTMOS SPFT is comparable with the simple standard device. A higher I_{on}/I_{off} ratio can be achieved by combining the PAL gate structure with the DTMOS SPFT. It enables the realization of the lower threshold-voltage operation and the higher electron mobility for high-speed circuit applications.

The dependence of the channel-hot-carrier reliability is shown in Fig. 9. We found that the shift in the threshold voltage ΔV_{th} and the electron mobility degradation are slightly higher in the SPFT as a function of the stress time. This result is attributed to the improved drain current under the same bias conditions and the induced higher substrate current. Since the mobility enhancement is related to the stress-induced energy band-gap narrowing, it will accompany the modification of the impact ionization rate and the channel hot carriers in the Si substrate. The SPFT with the PAL gate structure introduces more stress into the channel region. As shown in Fig. 10, ΔV_{th} and the mobility degradation are slightly higher than that for the single SPFT device. This paper explored both the performance improvement and the device reliability on the SPFT device, finding that the higher strain provided higher electron mobility but degraded the device reliability.




Fig. 4. SEM pictures with the mean grain size of the poly-Si for the SPFT.




Fig. 5. Gate leakage current of the nMOSFET for the SPFT and combining the SPFT with the PAL gate structure with channel width/length = 10/0.35 μm .




Fig. 7. Electron mobility of the nMOSFET for the DTMOS SPFT and combining the SPFT with the PAL gate structure with channel width/length = 10/0.35 μm .




Fig. 6. Saturation threshold voltage V_{t_sat} of the nMOSFET for the SPFT and the DTMOS SPFT.

IV. CONCLUSION

We have proposed a multiple strain-gate engineering that uses the SPFT and the PAL gate structure. The electron mobility and the current drivability may be improved by controlling the SPFT process and the thickness of the PAL gate structure.




Fig. 8. Corresponding I_d-V_g characteristic of the DTMOS SPFT and combining the PAL gate structure with the DTMOS SPFT with channel width/length = 10/0.35 μm . (Inset) The drain current at the $I_{on}, (V_g=0.7 \text{ V}, V_d=0.1 \text{ V})/I_{off}, (V_g=0 \text{ V}, V_d=0.1 \text{ V})$ state and the I_{on}/I_{off} ratio.

Moreover, the SPFT in combination with the DTMOS can achieve a lower threshold-voltage operation and a higher performance boost. The channel-hot-carrier reliability is slightly




Fig. 9. Threshold-voltage shift ΔV_{th} for the SPFT under the hot-carrier stressing at $V_{DS} = 3.5$ V and $V_g = V_{g,(maximum\ substrate\ current)}$. Channel width/length = $10/0.4 \mu\text{m}$. (Inset) Mobility degradation under identical stress conditions.




Fig. 10. Threshold-voltage shift ΔV_{th} for the SPFT combined with the PAL gate structure under the hot-carrier stressing at $V_{DS} = 3.5$ V and $V_g = V_{g,(maximum\ substrate\ current)}$. Channel width/length = $10/0.4 \mu\text{m}$. (Inset) Mobility degradation under identical stress conditions.

degraded as the channel stress is increased. Without the limitation of the stressor volume in high-density CMOS circuits, we believe that this scheme that combines the SPFT with the PAL gate structure and the DTMOS will serve as an important guide for the continued improvement in the future CMOS technology.

ACKNOWLEDGMENT

The authors would like to thank the process support from the National Nano Device Laboratories and the Nano Facility Center of National Chiao Tung University.

REFERENCES

[1] S. Ito, H. Namba, K. Yamaguchi, T. Hirata, K. A. S. Koyama, S. Kuroki, N. Ikezawa, T. Saitoh, and T. Horiuchi, "Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design," in *IEDM Tech. Dig.*, 2000, pp. 247–250.
 [2] A. Shimizu, K. Hachimine, N. Ohki, H. Ohta, M. Koguchi, Y. Nonaka, H. Sato, and F. Ootsuka, "Local mechanical-stress control (LSM): A new

technique for CMOS-performance enhancement," in *IEDM Tech. Dig.*, 2001, pp. 433–436.
 [3] K. Ota, K. Sugihara, H. Sayama, T. Uchida, H. Oda, T. Eimori, H. Morimoto, and Y. Inoue, "Novel local strained channel technique for high performance 55 nm CMOS," in *IEDM Tech. Dig.*, 2002, pp. 27–30.
 [4] K. Mistry, M. Armstrong, C. Auth, S. Cea, T. Coan, T. Ghani, T. Hoffmann, A. Murthy, J. Sandford, R. Shaheed, K. Zawadzki, K. Zhang, S. Thompson, and M. Bohr, "Delaying forever: Uniaxial strained silicon transistors in a 90 nm CMOS technology," in *VLSI Symp. Tech. Dig.*, 2004, pp. 50–51.
 [5] C. H. Chen, T. L. Lee, T. H. Hou, C. L. Chen, C. C. Chen, J. W. Hsu, K. L. Cheng, Y. H. Chiu, H. J. Tao, Y. Jin, C. H. Diaz, S. C. Chen, and M. S. Liang, "Stress memorization technique (SMT) by selectivity strained-nitride capping for sub-65 nm high performance strained-Si device application," in *VLSI Symp. Tech. Dig.*, 2004, pp. 56–57.
 [6] A. Wei, M. Wiatr, A. Mowry, A. Gehring, R. Boschke, C. Scott, J. Hoentschel, S. Duenkel, M. Gerhardt, T. Feudel, M. Lenski, F. Wirbeleit, R. Otterbach, R. Callahan, G. Koerner, N. Krumm, D. Greenlaw, M. Raab, and M. Horstmann, "Multiple stress memorization in advanced SOI CMOS technologies," in *VLSI Symp. Tech. Dig.*, 2007, pp. 216–217.
 [7] A. Eiho, T. Sanuki, E. Morifuji, T. Iwamoto, G. Sudo, K. Fukasaku, K. Ota, T. Sawada, O. Fuji, H. Nii, M. Togo, K. Ohno, K. Yoshida, H. Tsuda, T. Ito, Y. Shiozaki, N. Fuji, H. Yamazaki, M. Nakazawa, S. Iwasa, S. Muramatsu, K. Nagaoka, M. Iwai, M. Ikeda, M. Saito, H. Naruse, Y. Enomoto, Kitano, S. Yamada, K. Imai, N. Nagashima, T. Kuwata, and F. Matsuoka, "Management of power and performance with stress memorization technique for 45 nm CMOS," in *VLSI Symp. Tech. Dig.*, 2007, pp. 218–219.
 [8] S. E. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler, R. Chau, S. Cea, T. Ghani, G. Glass, T. Hoffman, C.-H. Jan, C. Kenyon, J. Klaus, K. Kuhn, Z. Ma, B. McIntyre, K. Mistry, A. Murthy, B. Obradovic, R. Nagisetty, P. Nguyen, S. Sivakumar, R. Shaheed, L. Shifern, B. Tufts, S. Tyagi, M. Bohr, and Y. El-Mansy, "A 90 nm logic technology featuring strained-silicon," *IEEE Trans. Electron Devices*, vol. 51, no. 11, pp. 1790–1791, Nov. 2004.
 [9] A. Oishi, O. Fujii, T. Yokoyama, K. Ota, T. Sanuki, H. Inokuma, K. Eda, T. Idaka, H. Miyajima, S. Iwasa, H. Yamasaki, K. Oouchi, K. Yahashi, A. Horiuchi, Y. Takegawa, K. Saki, S. Mori, K. Ohno, I. Mizushima, M. Iwai, S. Yamada, N. Nagashima, and F. Matsuoka, "High performance CMOSFET technology for 45 nm generation and scalability of stress-induced mobility enhancement technique," in *IEDM Tech. Dig.*, 2005, pp. 229–232.
 [10] T. Y. Lu and T. S. Chao, "Mobility enhancement in local strain channel nMOSFETs by stacked a-Si/poly-Si gate and capping nitride," *IEEE Electron Device Lett.*, vol. 26, no. 4, pp. 267–269, Apr. 2005.
 [11] F. Assaderaghi, D. Sinitsky, S. Parke, J. Bokor, P. K. Ko, and C. Hu, "Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI," *IEEE Trans. Electron Devices*, vol. 44, no. 3, pp. 414–422, Mar. 1997.
 [12] A. Yagishita, T. Saito, S. Inumiya, K. Matsuo, Y. Tsunashima, and K. Suguro, "Dynamic threshold voltage damascene metal gate MOSFET (DT-DMG-MOS) technology for very low voltage operation of under 0.7 V," *IEEE Trans. Electron Devices*, vol. 49, no. 3, pp. 422–428, Mar. 2002.
 [13] P. Morin, C. Ortolland, E. Mastromatteo, C. Chaton, and F. Arnaud, "Mechanisms of stress generation within a polysilicon gate for nMOSFET performance enhancement," *Mater. Sci. Eng. B*, vol. 135, no. 3, pp. 215–219, Dec. 2006.
 [14] L. S. Adam, C. Chiu, M. Huang, X. Wang, Y. Wang, S. Singh, Y. Chen, H. Bu, and J. Wu, "Phenomenological model for 'stress memorization' effect from a capped-poly process," in *Proc. Int. Conf. SISPAD*, Sep. 1–3, 2005, pp. 139–142.
 [15] S.-C. Song, Z. Zhang, C. Huffman, J. H. Sim, S. H. Bae, P. D. Kirsch, P. Majhi, R. Choi, N. Mouden, and B. H. Lee, "Highly manufacturable advanced gate-stack technology for sub-45-nm self-aligned gate-first CMOSFETs," *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 979–989, May 2006.
 [16] S. Kubicek, T. Schram, E. Rohr, V. Paraschiv, R. Vos, M. Demand, C. Adelmann, T. Witters, L. Nyns, A. Delabie, L.-Å. Ragnarsson, T. Chiarella, C. Kerner, A. Mercha, B. Parvais, M. Aoulaiche, C. Ortolland, H. Yu, A. Veloso, L. Witters, R. Singanamalla, T. Kauerauf, S. Brus, C. Vrancken, V. S. Chang, S.-Z. Chang, R. Mitsuhashi, Y. Okuno, A. Akheyar, H.-J. Cho, J. Hooker, B. J. O'Sullivan, S. Van Elshocht, K. De Meyer, M. Jurczak, P. Absil, S. Biesemans, and T. Hoffmann, "Strain enhanced low-VT CMOS featuring La/Al-doped HfSiO₂/TaC and 10 ps inverter delay," in *VLSI Symp. Tech. Dig.*, 2008, pp. 130–131.

- [17] M. Goto, K. Tatsumura, S. Kawanaka, K. Nakajima, R. Ichihara, Y. Yoshimizu, H. Onoda, K. Nagatomo, T. Sasaki, T. Fukushima, A. Nomachi, S. Inumiya, H. Oguma, K. Miyashita, H. Harakawa, S. Inaba, T. Ishida, A. Azuma, T. Aoyama, M. Koyama, K. Eguchi, and Y. Toyoshima, "Impact of tantalum composition in TaC/HfSiON gate stack on device performance of aggressively scaled CMOS devices with SMT and strained CESL," in *VLSI Symp. Tech. Dig.*, 2008, pp. 132–133.



Tsung-Yi Lu was born in Taiwan in 1978. He received the M.S. degree in electrophysics in 2004 from National Chiao Tung University, Hsinchu, Taiwan, where he is currently working toward the Ph.D. degree in electrophysics in the Institute and Department of Electrophysics.

Since 2004, he has been with Taiwan Semiconductor Manufacturing Company Ltd., Hsinchu, Taiwan, where he has been engaged in the research and development of low-power complementary metal–oxide–semiconductor (CMOS) technology.

His research interests include the characterization of uniaxial stress effect on low-power CMOS device and the strain engineering of high- k dielectric CMOS technology.



Tien-Shun Chang received the B.S. degree in electrophysics in 2009 from National Chiao Tung University, Hsinchu, Taiwan, where he is currently working toward the Ph.D. degree in the Institute and Department of Electrophysics.

Since 2010, he has been with the Advanced Semiconductor Device Fabrication and Measurement Laboratory in Electrophysics, National Chiao Tung University. His research interests include complementary metal–oxide–semiconductor device characteristics, strain technique, and high- k /metal gate

device.



Shih-An Huang was born in Taipei, Taiwan, in 1985. He received the M.S. degree from National Chiao Tung University, Hsinchu, Taiwan, in 2009.

He is currently with the Institute and Department of Electrophysics, National Chiao Tung University, working on the research and design of 40- and 28-nm node complementary metal–oxide–semiconductor technology. His research interests include semiconductor device physics, strain process, and metal gate/high- k device technology.



Tien-Sheng Chao was born in Penghu, Taiwan, in 1963. He received the Ph.D. degree in electronics engineering from National Chiao-Tung University, Hsinchu, Taiwan, in 1992.

In July 1992, he was an Associate Researcher with the National Nano Device Laboratories, where he became a Researcher in 1996. He was engaged in developing thin-dielectric preparations, cleaning processes, and complementary metal–oxide–semiconductor device fabrication. Since 2001, he has been with the Institute and Department of

Electrophysics, National Chiao Tung University.