

# Higher Gate Capacitance Ge n-MOSFETs Using Laser Annealing

W. B. Chen, B. S. Shie, and Albert Chin, *Fellow, IEEE*

**Abstract**—By applying laser annealing (LA) on both gate dielectrics and source/drain activation, the TaN/ZrO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> on Ge n-MOSFETs shows a high gate capacitance density, a small n<sup>+</sup>/p-junction ideality factor of 1.10, a small subthreshold swing (*SS*) of 106 mV/dec, and a good high-field mobility of 285 or 340 cm<sup>2</sup>/V · s after gate leakage correction at 1 MV/cm, at a small 0.95-nm equivalent oxide thickness (EOT). To the best of our knowledge, this is the first demonstration of significantly high gate capacitance in MOSFETs by LA. This is also the highest 1-MV/cm mobility at the smallest EOT of Ge n-MOSFETs and better than the SiO<sub>2</sub>/Si universal mobility.

**Index Terms**—Annealing, gate dielectric, Ge, high- $\kappa$ , laser.

## I. INTRODUCTION

GERMANIUM has attracted much attention due to its features of both higher electron and hole mobilities than Si [1]–[15]. Furthermore, Ge has  $\sim 50 \times$  higher density of state than InGaAs to deliver high transistor current. The integration of Ge on Si can be realized by using a Ge-on-insulator (GOI or GeOI) structure [1], where defect-free Ge has been realized. This GeOI structure can also suppress the leakage current of small-energy-bandgap Ge and is useful for device-level 3-D ICs [16]. The Ge p-MOSFET also shows  $2.5 \times$  better high-field hole mobility at 1 MV/cm than the SiO<sub>2</sub>/Si universal mobility at a small 1.4-nm equivalent oxide thickness (EOT) [16]. Nevertheless, achievement of good high-field electron mobility for Ge n-MOSFETs at a small EOT is still under development, but the small EOT of  $\sim 0.95$  nm is needed to compete with metal-gate/high- $\kappa$ /strained-Si n-MOSFETs at 32-nm nodes. The poor Ge n-MOSFET is due to the low source-drain doping activation by RTA and poor high- $\kappa$ /Ge interface property.

In this letter, we have used laser annealing (LA) [7], [17]–[21] to improve both gate capacitance and n<sup>+</sup>/p junction of Ge n-MOSFET [15], [16]. Application of LA on a gate dielectric lowers the EOT from 1.6 to 0.95 nm. Using LA, TaN/ZrO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Ge n-MOSFET shows excellent high-field mobility at 1 MV/cm and 0.95-nm EOT. Such good high-field mobility is necessary for highly scaled MOSFETs at a small EOT, operated at a high effective electric field ( $E_{\text{eff}}$ ).

Manuscript received December 12, 2010; accepted January 9, 2010. Date of publication February 22, 2011; date of current version March 23, 2011. This work was supported by the National Science Council of Taiwan. The review of this letter was arranged by Editor M. Ostling.

The authors are with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan (e-mail: albert\_achin@hotmail.com).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2011.2106478

## II. EXPERIMENTAL PROCEDURE

We used 2-in p-type Ge (100) wafers with  $10\Omega \cdot \text{cm}$  resistivity in the experiments. After standard cleaning, isolation oxides were formed by plasma-enhanced chemical vapor deposition. After the source and drain were defined with the SiO<sub>2</sub> dummy gate, phosphorus ion was implanted at the source-drain region at 35 keV and  $5 \times 10^{15} \text{ cm}^{-2}$ , followed by KrF LA (248 nm,  $\sim 30$ -ns pulse) for source-drain activation [16]. After pregate cleaning in cyclic diluted HF (1:50) and rinsing in DI water, ultrathin 0.8-nm SiO<sub>2</sub>, 1-nm high- $\kappa$  La<sub>2</sub>O<sub>3</sub>, and 3-nm high- $\kappa$  ZrO<sub>2</sub> were deposited by physical vapor deposition [15], followed by postdeposition anneal (PDA) under oxygen ambient. Then, the second LA was applied to increase the gate capacitance density. The LA was performed under air ambient. The laser spot sizes were  $0.3 \text{ cm}^2$  after focus and  $0.9 \text{ cm}^2$  without focus for n<sup>+</sup>/p junction and high- $\kappa$  dielectric annealing, respectively, where continuous stepping in the *X*- and *Y*-directions was used for the whole sample. Finally, the TaN gate electrode and source-drain Al contacts were deposited to form the Ge n-MOSFET. The contact window on the source-drain was formed using BOE to remove the gate dielectric.

## III. RESULTS AND DISCUSSION

Fig. 1(a) and (b) shows the *C*–*V* and *J*–*V* characteristics of TaN/ZrO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Ge MOS capacitors formed by PDA, followed by LA and control 550 °C RTA. The LA significantly increases the gate capacitance to  $2.7 \mu\text{F}/\text{cm}^2$  that gives a capacitance equivalent thickness of 1.27 nm. A sharp gate-stack/Ge interface after LA was also observed by TEM. In addition, only a small flatband ( $V_{\text{fb}}$ ) shift and an increasing gate current were found by LA. The necessary negative  $V_{\text{fb}}$  value for a low-threshold-voltage ( $V_t$ ) n-MOSFET is due to the unique property of the La<sub>2</sub>O<sub>3</sub> gate dielectric [22] that is related to the positively charged oxygen vacancies [23]. The good high- $\kappa$  quality after LA is evident from the small *C*–*V* hysteresis of only 21 mV, from  $-3$  to 1 V sweep, and better than the 73 mV in control RTA device. An EOT of 0.95 nm was obtained from Berkeley’s quantum-mechanical *C*–*V* simulator with Ge material parameters [7], [15], [24].

LA can also improve the source-drain junction characteristics. Fig. 2 shows the n<sup>+</sup>/p-junction characteristics of P<sup>+</sup>-implanted p-Ge after LA. At a laser fluence of  $0.25 \text{ J}/\text{cm}^2$ , a small junction ideality factor (*n*) of 1.10 and the largest forward current were obtained while still maintaining a low reverse leakage current. These results were better than those of control 550 °C RTA devices. In addition, a low sheet resistance ( $R_s$ ) of 73 Ω/sq was measured after LA and better than the 105 Ω/sq




Fig. 1. (a)  $C-V$  and (b)  $J-V$  characteristics of  $\text{TaN}/\text{ZrO}_2/\text{La}_2\text{O}_3/\text{SiO}_2/\text{Ge}$  n-MOS capacitors after  $550^\circ\text{C}$  RTA and LA. The insert figure shows the cross-sectional TEM image after LA.




Fig. 2.  $n^+/\text{p-junction}$  characteristics of  $\text{P}^+$ -implanted Ge after LA.

using  $550^\circ\text{C}$  RTA. This LA fluence is lower than the previous  $0.36 \text{ J/cm}^2$  to activate the ion-implanted Si MOSFET [18], which is due to the lower melting temperature of Ge than Si.

Fig. 3(a) and (b) shows the  $I_d-V_d$  and  $I_d-V_g$  characteristics of  $\text{TaN}/\text{ZrO}_2/\text{La}_2\text{O}_3/\text{SiO}_2/\text{Ge}$  n-MOSFETs using LA. Well-behaved transistor characteristics were reached with a good subthreshold swing of 106 mV/dec that leads to an interface trap density of  $1.3 \times 10^{13} \text{ eV}^{-1} \cdot \text{cm}^{-2}$  [25]. A small threshold voltage ( $V_t$ ) of 0.18 V is due to the negative  $V_{fb}$  measured from the  $C-V$  characteristics shown in Fig. 1(a).

Fig. 4 shows the mobility as a function of  $E_{\text{eff}}$  over a wide range, which was obtained with and without gate leakage current correction [26]. Standard split  $C-V$  at 100 kHz was used for mobility extraction without gate leakage correction. A very high 1-MV/cm mobility of 285 or 340  $\text{cm}^2/\text{V} \cdot \text{s}$  after gate leakage correction was reached for the metal-gate/high- $\kappa$  Ge n-MOSFETs, using LA at a small 0.95-nm EOT. It is




Fig. 3. (a)  $I_d-V_d$  and (b)  $I_d-V_g$  characteristics of  $\text{TaN}/\text{ZrO}_2/\text{La}_2\text{O}_3/\text{SiO}_2/\text{Ge}$  n-MOS using LA.




Fig. 4. Electron mobility as a function of the effective electric field of  $\text{TaN}/\text{ZrO}_2/\text{La}_2\text{O}_3/\text{SiO}_2/\text{Ge}$  n-MOSFET using LA.

important to note that the electron mobility was higher than the Si universal mobility at 1-MV/cm  $E_{\text{eff}}$ , which is also the best high-field mobility data of electron mobility of Ge n-MOSFETs at the smallest EOT [1]–[15]. The slightly smaller low-field mobility with gate leakage current correction is due to device variation. The good high-field mobility using LA is attributed to the concentrated 5.0-eV laser energy absorbed near the Ge surface, which, in turn, heats up the gate dielectrics and thereby improves the interface. The ultrafast  $\sim 30$ -ns LA can also reduce the interface reaction [27] and improve the mobility. These are supported from the much better  $C-V$  hysteresis and mobility shown in Figs. 1 and 4, respectively, to improve both dielectric and dielectric/Ge interface.

#### IV. CONCLUSION

By applying low-energy LA on  $\text{TaN}/\text{La}_2\text{O}_3/\text{SiO}_2/\text{Ge}$  n-MOSFETs, a small junction  $n$  factor of 1.10, a small

106-mV/dec  $SS$ , and a good 1-MV/cm high field mobility were reached simultaneously at a small EOT of 0.95 nm.

## REFERENCES

- [1] C. H. Huang, M. Y. Yang, A. Chin, W. J. Chen, C. X. Zhu, B. J. Cho, M.-F. Li, and D. L. Kwong, "Very low defects and high performance Ge-on-insulator p-MOSFETs with  $\text{Al}_2\text{O}_3$  gate dielectrics," in *VLSI Symp. Tech. Dig.*, 2003, pp. 119–120.
- [2] C. Chui, H. Kim, D. Chi, B. B. Triplett, P. C. McIntyre, and K. C. Saraswat, "A sub-400 °C Ge MOSFET technology with high- $\kappa$  dielectric and metal gate," in *IEDM Tech. Dig.*, Dec. 2002, pp. 437–440.
- [3] W. P. Bai, N. Lu, J. Liu, A. Ramirez, D. L. Kwong, D. Wristers, A. Ritenour, L. Lee, and D. Antoniadis, "Ge MOS characteristics with CVD  $\text{HfO}_2$  gate dielectrics and TaN gate electrode," in *VLSI Symp. Tech. Dig.*, 2003, pp. 121–122.
- [4] N. Wu, Q. Zhang, C. Zhu, D. S. H. Chan, A. Du, N. Balasubramanian, M. F. Li, A. Chin, J. K. O. Sin, and D. L. Kwong, "A TaN– $\text{HfO}_2$ –Ge pMOSFETs with novel  $\text{SiH}_4$  surface passivation," *IEEE Electron Device Lett.*, vol. 25, no. 9, pp. 631–633, Sep. 2004.
- [5] S. Zhu, R. Li, S. J. Lee, M. F. Li, A. Du, J. Singh, C. Zhu, A. Chin, and D. L. Kwong, "Germanium pMOSFETs with Schottky-barrier germanide S/D, high- $\kappa$  gate dielectric and metal gate," *IEEE Electron Device Lett.*, vol. 26, no. 2, pp. 81–83, Feb. 2005.
- [6] W. P. Bai, N. Lu, and D.-L. Kwong, "Si interlayer passivation on germanium MOS capacitors with high- $\kappa$  dielectric and metal gate," *IEEE Electron Device Lett.*, vol. 26, no. 6, pp. 378–380, Jun. 2005.
- [7] Q. Zhang, J. Huang, N. Wu, G. Chen, M. Hong, L. K. Bera, and C. Zhu, "Drive-current enhancement in Ge n-channel MOSFET using laser annealing for source/drain activation," *IEEE Electron Device Lett.*, vol. 27, no. 9, pp. 728–730, Sep. 2006.
- [8] M. Kobayashi, T. Irisawa, B. M. Kope, Y. Sun, K. Saraswat, H.-S. Philip Wong, P. Pianetta, and Y. Nishi, "High quality  $\text{GeO}_2$ /Ge interface formed by SPA radical oxidation and uniaxial stress engineering for high performance Ge nMOSFETs," in *VLSI Symp. Tech. Dig.*, 2009, pp. 76–77.
- [9] K. Kita, S. K. Wang, M. Yoshida, C. H. Lee, K. Nagashio, T. Nishimura, and A. Toriumi, "Comprehensive study of  $\text{GeO}_2$  oxidation, GeO desorption and  $\text{GeO}_2$ –metal interaction—Understanding of Ge processing kinetics for perfect interface control," in *IEDM Tech. Dig.*, 2009, pp. 693–696.
- [10] K. Morii, T. Iwasaki, R. Nakane, M. Takenaka, and S. Takagi, "High performance  $\text{GeO}_2$ /Ge nMOSFETs with source/drain junctions formed by gas phase doping," in *IEDM Tech. Dig.*, 2009, pp. 681–684.
- [11] D. Kuzum, T. Krishnamohan, A. Nainani, Y. Sun, P. A. Pianetta, S.-P. Wong, and K. C. Saraswat, "Experimental demonstration of high mobility Ge NMOS," in *IEDM Tech. Dig.*, 2009, pp. 453–456.
- [12] C. H. Lee, T. Nishimura, N. Saido, K. Nagashio, K. Kita, and A. Toriumi, "Record-high electron mobility in Ge n-MOSFETs exceeding Si universality," in *IEDM Tech. Dig.*, 2009, pp. 457–460.
- [13] H.-Y. Yu, M. Kobayashi, W. S. Jung, A. K. Okyay, Y. Nishi, and K. C. Saraswat, "High performance n-MOSFETs with novel source/drain on selectively grown Ge on Si for monolithic integration," in *IEDM Tech. Dig.*, 2009, pp. 685–688.
- [14] T. Yamamoto, T. Kubo, T. Supegawa, E. Takii, Y. Shimamune, N. Tamura, T. Sakoda, M. Nakamura, H. Ohta, T. Miyashita, H. Kurata, S. Satoh, M. Kase, and T. Sugii, "Junction profile engineering with a novel multiple laser spike annealing scheme for 45-nm node high performance and low leakage CMOS technology," in *IEDM Tech. Dig.*, 2007, pp. 143–146.
- [15] W. B. Chen and A. Chin, "High performance of Ge n-MOSFETs using  $\text{SiO}_2$  interfacial layer and  $\text{TiLaO}$  gate dielectric," *IEEE Electron Device Lett.*, vol. 31, no. 1, pp. 80–82, Jan. 2010.
- [16] D. S. Yu, A. Chin, C. C. Liao, C. F. Lee, C. F. Cheng, W. J. Chen, C. Zhu, M.-F. Li, S. P. McAlister, and D. L. Kwong, "3D GOI CMOSFETs with novel  $\text{IrO}_2$  (Hf) dual gates and high- $\kappa$  dielectric on 1P6M-0.18 m-CMOS," in *IEDM Tech. Dig.*, 2004, pp. 181–184.
- [17] F. Liu, H. S. Wong, K. W. Ang, M. Zhu, X. Wang, D. M. Y. Lai, P. C. Lim, and Y. C. Yeo, "Laser annealing of amorphous germanium on silicon–germanium source/drain for strain and performance enhancement in pMOSFETs," *IEEE Electron Device Lett.*, vol. 29, no. 8, pp. 885–888, Aug. 2008.
- [18] C. C. Liao, A. Chin, N. C. Su, M.-F. Li, and S. J. Wang, "Low  $V_t$  gate-first Al/TaN/[ $\text{Ir}_3\text{Si}-\text{HfSi}_{2-x}$ ]/HfLaON CMOS using simple laser annealing/reflection," in *VLSI Symp. Tech. Dig.*, 2008, pp. 190–191.
- [19] C. Ortolland, L.-A. Ragnarsson, P. Favia, O. Richard, C. Kerner, T. Chiarella, E. Rosseel, Y. Okuno, A. Akheyar, J. Tseng, J.-L. Everaert, T. Schram, S. Kubicek, M. Aoulaiche, M. J. Cho, P. P. Absil, S. Biesemans, and T. Hoffmann, "Optimized ultra-low thermal budget process flow for advanced high- $\kappa$ /metal gate first CMOS using laser-annealing technology," in *VLSI Symp. Tech. Dig.*, 2009, pp. 38–39.
- [20] C. Y. Ong, K. L. Pey, K. K. Ong, D. X. M. Tan, X. C. Wang, H. Y. Zheng, C. M. Ng, and L. Chan, "A low-cost method of forming epitaxy SiGe on Si substrate by laser annealing," *Appl. Phys. Lett.*, vol. 94, no. 8, p. 082 104, Feb. 2009.
- [21] C. Y. Tsai, K. C. Chiang, S. H. Lin, K. C. Hsu, C. C. Chi, and A. Chin, "Improved capacitance density and reliability of high- $\kappa$  Ni/ $\text{ZrO}_2$ /TiN MIM capacitors using laser annealing technique," *IEEE Electron Device Lett.*, vol. 31, no. 7, pp. 749–751, Jul. 2010.
- [22] Y. H. Wu, M. Y. Yang, A. Chin, and W. J. Chen, "Electrical characteristics of high quality  $\text{La}_2\text{O}_3$  dielectric with equivalent oxide thickness of 5 Å," *IEEE Electron Device Lett.*, vol. 21, no. 7, pp. 341–343, Jul. 2000.
- [23] K. Xiong and J. Robertson, "Oxygen vacancies in high dielectric constant oxides  $\text{La}_2\text{O}_3$ ,  $\text{Lu}_2\text{O}_3$ , and  $\text{LaLuO}_3$ ," *Appl. Phys. Lett.*, vol. 95, no. 2, p. 022 903, Jul. 2009.
- [24] QM CV Simulator. [Online]. Available: <http://www-device.eecs.berkeley.edu/qmcv/index.shtml>
- [25] M. F. Chang, P. T. Lee, S. P. McAlister, and A. Chin, "Low sub-threshold swing HfLaO/pentacene organic thin film transistors," *IEEE Electron Device Lett.*, vol. 29, no. 3, pp. 215–217, Mar. 2008.
- [26] W. J. Zhu, J.-P. Han, and T. P. Ma, "Mobility measurement and degradation mechanisms of MOSFETs made with ultrathin high- $\kappa$  dielectrics," *IEEE Trans. Electron Devices*, vol. 51, no. 1, pp. 98–105, Jan. 2004.
- [27] C. F. Cheng, C. H. Wu, N. C. Su, S. J. Wang, S. P. McAlister, and A. Chin, "Very low  $V_t$  [ $\text{Ir}-\text{Hf}$ ]/HfLaO CMOS using novel self-aligned low temperature shallow junctions," in *IEDM Tech. Dig.*, 2007, pp. 333–336.