

行政院國家科學委員會專題研究計畫 成果報告

一維矽奈米線成長機制與控制之研究(I)

計畫類別：整合型計畫

計畫編號：NSC93-2215-E-009-045-

執行期間：93年08月01日至94年07月31日

執行單位：國立交通大學電子工程學系暨電子研究所

計畫主持人：鄭晃忠

計畫參與人員：林高照、許鈞凱、邵翰忠

報告類型：精簡報告

報告附件：出席國際會議研究心得報告及發表論文

處理方式：本計畫可公開查詢

中 華 民 國 94 年 10 月 17 日

行政院國家科學委員會補助專題研究計畫 成果報告
 期中進度報告

The Researches of Growth Mechanism and Control of One-Dimensional
Silicon Nanowires

一維矽奈米線成長機制與控制之研究(I)

計畫類別： 個別型計畫 整合型計畫

計畫編號：NSC 93 - 2215 - E - 009 - 045 -

執行期間：2004 年 8 月 1 日至 2005 年 7 月 31 日

計畫主持人：鄭晃忠

共同主持人：

計畫參與人員：林高照、許鈞凱、邵翰忠

成果報告類型(依經費核定清單規定繳交)： 精簡報告 完整報告

本成果報告包括以下應繳交之附件：

赴國外出差或研習心得報告一份

赴大陸地區出差或研習心得報告一份

出席國際學術會議心得報告及發表之論文各一份

國際合作研究計畫國外研究報告書一份

處理方式：除產學合作研究計畫、提升產業技術及人才培育研究計畫、
列管計畫及下列情形者外，得立即公開查詢

涉及專利或其他智慧財產權， 一年 二年後可公開查詢

執行單位：國立交通大學 電子所

中 華 民 國 2005 年 10 月 17 日

Introduction

In recent years, resulting from quantum size effects in the electronic transport, one-dimensional silicon nano-wires (SiNWs) have much interest because of their different electronic and optical characteristics compared with bulk materials [1-4]. Silicon nano-wires have been also proposed for other applications such as ultra-sensitive bolometers [5] and high sensitive biological and chemical sensors [6], etc. There are many methodologies have been proposed in the literature for the fabrication of silicon nanowires. Based on the vapor-liquid-solid (VLS) growth mechanism [7], various techniques have been developed to fabricate SiNWs, mainly including laser ablation [8], chemical-vapor-deposition (CVD) [9-11], thermal evaporation [12,13], electrochemistry [14], stress limited oxidation [15,16], self-assembling [17], etching processes [18], solid-liquid-solid (SLS) [19,20]. In the vapor-liquid-solid (VLS) growth mechanism, the role of the metal catalyst is to form a liquid alloy droplet of relatively low solidification temperature. The metals used to catalyze silicon nano-wire growth include Au, Fe, Zn, Ni, Co, and Ti. Gold has been generally used in this process because the Au-Si alloy has a low eutectic temperature. However, this method needs to supply silicon sources such as silane (SiH_4) or silicon tetrachloride (SiCl_4) to fabricate silicon nano-wire. In this paper, we report that SiNWs can be controllably grown on a silicon substrate via a solid-liquid-solid (SLS) growth mechanism.

Experiment

The procedure of was described briefly as the following and the flow chart was shown in figure 1. First, silicon wafers were cleaned with a standard RCA cleaning procedure. Next, a thin layer of catalytic metal (Ni) was deposited on the wafer surface by electron beam evaporation. Then, the samples were loaded into a thermal furnace of 6 inch diameter size for the synthesis of silicon nano-wires. The silicon nano-wires were grown at a variety range of temperatures from 850C to 1050C, and a nitrogen gas used to preventing the oxidation of nano-wires during synthesis was the ambient gas flow which could also be varied with different flow rates. Field emission Scanning electron microscope (FESEM) was performed to characterize the morphologies of the silicon nanowires synthesized at different conditions. An energy dispersive X-ray analyzer (EDX) was also adopted for an investigation of the growth model of the silicon nano-wires.

Results and discussion

Influence of nitrogen gas flow rate

The silicon wafers cleaned with RCA procedures was coated with 40nm Ni by electron beam evaporation. The furnace temperature was sustained at 950°C for 15 min as the ambient nitrogen

gas flow rates varied with different conditions, 0.5 slm, 2.5 slm, 5 slm, and 10 slm, respectively. Figure 2 represented the results which were clearly seen that as the nitrogen flow rates increased, the quantity of silicon nano-wires also increased. The ambient gas was believed to take the heat away from the surface of wafers and provide the effect of super cooling which could create the growth sites of nano-wires. Therefore, when the heat was driven away from the catalysts, the driving force for segregation of silicon nano-wires would enhance and they could protrude and grow from the surface of catalysts.

Influence of synthetic temperature

In this case, catalyst thickness of 400Å was used for synthesis at the ambient flow rate of 10 slm for 15 min. According to the binary phase diagram of Ni-Si, the lowest melting point of liquid was around 900°C. Therefore, it was supposed that the nano-wire synthetic temperature should be higher than the lowest melting temperature. Four different temperatures were conducted for the observation of silicon nano-wire growth. As shown in figure 3, there were nano-wire successfully synthesized at temperatures higher than 900°C, which was consisted with the work completed by Yu and et al [19,20]. Since higher temperatures supplied more heat for the movement of atoms, the growth sites and rates would both be enhanced.

Influence of catalytic metal thickness

Appropriate catalyst and its thickness played an important role in the growth of silicon nano-wires. Versatile thicknesses of Ni catalyst were adopted for the issues of successful synthesis. The growth condition was at nitrogen flow rate of 10 slm and at furnace temperature of 900°C, and the time for growth was 15 min. Different thicknesses showed different morphologies which were represented in figure 4, indicating that the optimum thickness of nickel catalyst was 400Å. The image of FESEM revealed that the nano-wires were straight with appropriate density which was suitable for the application of nano-devices. Since the thickness of catalysts increased, the catalysts could not form nano-particles which were necessary for nano-wire growth.

Growth model

The growth of silicon nano-wires could be cataloged into two different mechanisms: base growth model and tip growth model, respectively. The single nano-wire grown on the sample surface was shown in figure 5, where a lonely nano-wire lay down on the surface. There was a larger white spot which was a result of a strong refraction of electrons at the tip of the nano-wire. Therefore, it seemed that the white spot was the catalyst metal which contributed the growth of silicon nano-wires. In order to distinguish what the component of the white spot, EDX was used to

analyze the tip and base of this nano-wire. The results of analysis were represented in figure 6, where the inset showed the statistics of what the composition elements existed in the tip and base, respectively. It was obviously that the percentage of Ni element was higher at the tip (0.9%) than that at the base (0.16%). Accordingly, the mechanism of nano-wires was ascribed to the tip growth model.

Conclusions

Silicon nano-wires were synthesized in a thermal furnace with different catalyst thicknesses, ambient flow rates and temperatures. Catalyst thickness of 400Å was found to be the optimum thickness because of the straight morphologies and appropriate densities. Synthetic temperatures higher than 900°C were also necessary due to the formation of liquid nano-particles at which the nano-wires would segregate and grow. Higher ambient flow rates supplied the nucleation sites as the heat taken away by it. Furthermore, the nano-wires synthesized by SLS mechanism were revealed to be the tip growth model.

Acknowledgements

This research was partially supported by the National Science Council in Taiwan under contracts NSC 93-2215-E-009-045, and the Nano Facility Center (NFC) of National Chiao Tung University and National Nano Device Laboratories (NDL) for providing process equipment.

References

- [1] X. Duan, Y. Huang, Y. Cui, J. Wang, C.M. Lieber, *Nature* 409 (2001) 66.
- [2] Y.N. Xia, P.D. Yang, Y.G. Sun, Y.Y. Wu, B. Mayers, B. Gates, Y.D. Yin, F. Kim, H.Q. Yan, *Adv. Mater.* 15 (2003) 353.
- [3] J. Sha, J.J. Niu, X.Y. Ma, J. Xu, X.B. Zhang, Q. Yang, D.R. Yang, *Adv. Mater.* 14 (2002) 1219.
- [4] J.J. Niu, J. Sha, Y.W. Wang, X.Y. Ma, D.R. Yang, *Microelectron. Eng.* 66 (2003) 65.
- [5] A.T. Tilke, L. Pescini, H. Lorenz, R.H. Blick, *Appl. Phys. Lett.* 82 (2003) 3773.
- [6] Y. Cui, Q. Wei, H. Park, C.M. Lieber, *Science* 293 (2001) 1289.
- [7] R.S. Wagner and W. C. Ellis, *Appl. Phys. Lett.* 4 (1964) 889.
- [8] W.S. Shi, H.Y. Peng, Y.F. Zheng, N. Wang, N.G. Shang, Z.W. Pan, C.S. Lee, S.T. Lee, *Adv. Mater.* 12 (2000) 1343.
- [9] J.J. Niu, J. Sha, X.Y. Ma, J. Xu, D.R. Yang, *Chem. Phys. Lett.* 367 (2003) 528.
- [10] M. Lu, M.K. Li, L.B. Kong, X.Y. Guo, H.L. Li, *Chem. Phys. Lett.* 374 (2003) 542.
- [11] X.Y. Zhang, L.D. Zhang, G.W. Meng, G.H. Li, N.Y.J. Phillipp, F. Phillipp, *Adv. Mater.* 13

(2001) 1238.

[12] R.Q. Zhang, T.S. Chu, H.F. Cheung, N. Wang, S.T. Lee, *Mater. Sci. Eng. C* 16 (2001) 31.

[13] N. Wang, Y.H. Tang, Y.F. Zhang, C. S. Lee, I. Bello, S.T. Lee, *Chem. Phys. Lett.* 299 (1999) 237.

[14] Y. J. Zhang, Q.Zhang, N.L. Wang, Y.J. Yan. H.H. Zhou, J. Zhu, *J. Cryst. Growth* 226 (2001) 185.

[15] H. Liu, D.K. Biegelsen, N.M. Johnson, F.A. Ponce, R.F.W. Pease, *J. Vac. Sci. Technol. B* 13 (1995) 2116.

[16] H. Liu, D.K. Biegelsen, N.M. Johnson, F.A. Ponce, R.F.W. Pease, *Appl. Phys. Lett.* 64 (1994) 1385.

[17] K. Peng, J. Zhu, *J. Electroanal. Chem.* 558 (2003) 35.

[18] S. Ciucci, F.D. Angelo, A. Diligenti, B. Pellegrini, G. Pennelli, M. Piotto, *Microelectron. Eng.* 78-79 (2005) 338.

[19] H.F. Yan, Y.J. Xing, Q.L. Hang, D.P. Yu, Y.P. Wang, J. Xu, Z.H. Xi, S.Q. Feng, *Chem. Phys. Lett.* 323 (2000) 224.

[20] D.P. Yu, Y.J. Xing, Q.L. Hang, H.F. Yan, J. Xu, Z.H. Xi, S.Q. Feng, *Physica E* 9 (2001) 305.




Figure 1. The flow chart of the experiment on which the synthesis of silicon nanowires were based.







Figure 2. The FESEM images of silicon nanowires with different ambient nitrogen gas flow rates. (a) 0.2 slm, (b) 2.5 slm, (c) 5 slm, and (d)10 slm.







Figure 3. The FESEM images of silicon nanowires with different synthetic temperatures. (a) 850°C, (b) 900°C, (c) 950°C, and (d) 1050°C.




Figure 4. The FESEM images of silicon nanowires with different catalytic metal thicknesses. (a)100Å, (b)200Å, (c) 300Å, (d) 400Å, (e) 600Å,and (f) 800Å.




Figure 5. A single silicon nanowire lay on the surface. The insets (a) and (b) indicated the magnified images of FESEM at the tip and base, respectively.




Figure 6 (a). EDX profile and element percentage statistics at the base of a single silicon nanowire.




Figure 6 (b). EDX profile and element percentage statistics at the tip of a single silicon nanowire.