

# 行政院國家科學委員會專題研究計畫 成果報告

## 奈米級先進絕緣層上覆矽(SOI)元件研製與分析

計畫類別：個別型計畫

計畫編號：NSC93-2215-E-009-078-

執行期間：93年08月01日至94年07月31日

執行單位：國立交通大學電子工程學系暨電子研究所

計畫主持人：林鴻志

計畫參與人員：呂嘉裕、謝雨霖、趙志誠、張伊鋒、林賢達

報告類型：精簡報告

報告附件：出席國際會議研究心得報告及發表論文

處理方式：本計畫可公開查詢

中 華 民 國 94 年 11 月 7 日

## 奈米級先進絕緣層上覆矽(SOI)元件研製與分析

Fabrication and characterization of advanced nano-scale SOI devices

計畫類別： 個別型計畫                      整合型計畫

計畫編號：NSC 93 - 2215 - E - 009 - 078 -

執行期間：2004 年 8 月 1 日至 2005 年 7 月 31 日

計畫主持人：林鴻志

共同主持人：

計畫參與人員：呂嘉裕、謝雨霖、趙志誠、張伊鋒、林賢達

成果報告類型(依經費核定清單規定繳交)： 精簡報告                      完整報告

本成果報告包括以下應繳交之附件：

赴國外出差或研習心得報告一份

赴大陸地區出差或研習心得報告一份

出席國際學術會議心得報告及發表之論文各一份

國際合作研究計畫國外研究報告書一份

處理方式：除產學合作研究計畫、提升產業技術及人才培育研究計畫、  
列管計畫及下列情形者外，得立即公開查詢

涉及專利或其他智慧財產權， 一年 二年後可公開查詢

執行單位：國立交通大學 電子研究所

中 華 民 國 2005 年 10 月 31 日

# 奈米級先進絕緣層上覆矽(SOI)元件研製與分析

## Fabrication and characterization of advanced nano-scale SOI devices

計畫編號：NSC

執行期限：93 年 08 月 01 日至 94 年 07 月 31 日

主持人：林鴻志 國立交通大學電子研究所

### I. 摘要

本計畫主要是探討具有鉑金屬矽化與雜質隔離技術的蕭特基 SOI 元件之特性表現。因為其具有 tri-gate 的結構，元件整體表現會比傳統蕭特基元件來的好，而且因為雜質隔離可有效的降低蕭特基能障，因此不再需要電場引致汲極的技術來降低漏電流。元件導通電流對於具有雜質隔離技術的蕭特基元件，會比傳統使用電場引致汲極方法增加五倍之多，當能有效運用雜質隔離技術於砷和磷離子時，可成功的製作出高效能的蕭特基 SOI 元件，而且運用雜質隔離技術對於製作奈米級互補式金氧半場效電晶體是相當具發展潛力。

### Abstract

SB SOI-PMOSFET formed by Pt salicide and impurity segregation has been demonstrated. Because of tri-gate structure, the overall performance is excellent than conventional SB device. By adjusting SB height through impurity segregation, excellent device performance is achieved and FID structure is not necessary to reduce leakage current. The driving current of the SB device with impurity segregation is five times larger than that of the SB device with FID. Since the impurity segregation technique is also applicable to arsenic or phosphorous dopants, high performance SB CMOS can be realized. Schottky junction with impurity segregation thus appears to be

a promising technique for future nano-scale MOSFETs.

**Keywords:** SOI, Schottky barrier, field-induced drain (FID), On/Off current ratio.

### II. Introduction

When entering deep nano-scale region, how to control short channel effect is extremely important. The ultra-thin-body [1] and the double-gate [2] MOSFET are more scalable than the conventional bulk-Si structure, and show good device characteristics due to reduce junction leakage current by buried oxide and ultra-thin Si channel. The quasi-planar FinFET offers the superior scalability of the double gate devices together with a process flow and layout similar to the conventional MOSFET [3]-[5].

SB MOSFET also has much attention as a candidate to suppress short channel effect. However, a serious problem has been pointed out, that lower driving current due to a large schottky barrier height at the source region. Several metal silicide materials have been investigated to solve this problem, such as ErSi<sub>2</sub> for NMOSFET and PtSi for PMOSFET, respectively [6]. The other reason for the lower current is that there appears a gap between the source side Schottky contact and the channel which

causes a large series resistance. Recently, the impurity segregation technique was used to adjust Ni fully silicided gate work-function [7]. In this study, we propose and demonstrate a novel approach for Schottky barrier height engineering with PtSi process using the impurity segregation technique on SOI wafer.

### III. Device Fabrication

SOI wafer with 190nm-thick Si film and 330nm-thick buried oxide were used as the starting substrate. Thermal oxidation and wet etching were to reduce Si film thickness to 50nm. Then, patterned by MESA isolation, a 10nm-thick sacrificial oxide was grown and wet etched to remove the damage created by dry-etch. Followed by 2.5nm oxynitride gate dielectric and 150nm in-suit doped n+ poly-Si. A 20nm TEOS oxide spacer was deposited and etched.  $\text{BF}_2$  was implanted with the dose of  $1 \times 15 \text{ cm}^{-2}$  and energy of 10 keV. RTA(850 °C, 20s) was performed to active dopants and suppress implant damage. 50nm Pt was deposited and 450 °C furnace anneal to form PtSi. Un-reacted Pt was then removed in a diluted aqua regia etch. Next, 25nm-thick PETEOS passivation layer were deposited, and followed by contact holes and aluminum pads. The device process flow and cross section are in Fig. 1 and Fig. 2, respectively.

### IV. Results and Discussion

Before the silicidation,  $\text{BF}_2$  is implanted and activated to form a shallow junction. Next, silicided is to consume the doping region. Boron is piled-up at the silicide/Si interface due to the impurity

redistribution. The piled-up profile can be steeper with higher peak concentration than the original dopant profile. Figures 3 and 4 show the subthreshold characteristics and output characteristics of the SOI device using impurity segregation with  $L = 0.14 \mu\text{m}$  and Si fin width =  $0.06 \mu\text{m}$ . The driving current is  $225 \mu\text{A}/\mu\text{m}$  at  $V_g = -2.0 \text{ V}$ ,  $V_d = -1.5\text{V}$ . On/Off current ratio reach to  $10^9$  and DIBL is 60 mV/V. Note that the high threshold voltage in these devices is primarily due to the use of  $n^+$  poly-Si gate material used in our lot for simplicity, and could be lowered when gate electrodes with suitable gate materials, such as  $p^+$ -poly and metal gate, are used.

Figure 5 shows the relationship between the subthreshold swing (SS) and the fin width. SS has a dependence of fin width and the smaller fin width has the smaller SS. This conforms that FinFET has superior ability to reduce short channel effect when fin width is smaller or equal to 0.7 times channel length. The subthreshold swing of the new SB PMOSFET is 73.5 mV/dec. Short channel effect would be suppressed by using tri-gate structure. The overall device performance is excellent than the early SB device.


The transconductance of the new SB device is higher than the conventional SB device with field induced drain (FID), as shown in Fig. 6. Conventional SB MOSFET has a large off state GIDL-like leakage current due to its ambipolar characteristics. In our previous work, use of FID structure could effectively reduce this leakage and improve device performance [8]. Nevertheless, FID used extra sub-gate which

needs additional power line with high applied voltage, making it not practical for the integrated circuit manufacturing. Figures 7 and 8 are the subthreshold and output characteristics of the SB device with impurity segregation and FID.

According to above discussion, characteristics of the device with impurity segregation are better than that with FID. The driving current of the SB with impurity segregation is five times larger than that of conventional SB device, and easier to apply using modern technology.

- Thinning SIMOX SOI wafer to 50 nm by oxidation
- Patterning and etching the Si fin to 60 nm and sacrificial oxide to reduce damage
- 2.5 nm oxynitride gate dielectric and 150 nm poly-gate deposited and pattern
- 20 nm LPTEOS spacer deposited and pattern
- $\text{BF}_2$  implantation and 850 °C, 20s RTA annealing
- Deposited 50 nm Pt by E-gun and PtSi formed by 450 °C furnace anneal and removed unreacted Pt
- Passivation oxide, contact hole, and metal pad were sequential finished


**Fig. 1** The process flow of the SB MOSFET with impurity sefreaftion.




**Fig. 3** Drain current versus gate voltage, which gate length was equal to 0.14  $\mu\text{m}$  with Si fin width equal to 0.06  $\mu\text{m}$ .

## V. References


- [1] Y.-K. Choi et al., IEEE Electron Dev. Lett., pp. 254, 2000.
- [2] D. Frank et al., IEDM, pp. 553, 1992.
- [3] Fu-Liang Yang et al., pp.104, 2002.
- [4] Yang-Kyu Choi et al., IEDM, pp. 421, 2001
- [5] Bin Yu et al., IEDM, pp. 251, 2002.
- [6] J. Kedzierski et al., IEDM, pp. 57, 2000.
- [7] J. Kedzierski et al., IEDM, pp. 215, 2003.
- [8] H. C. Lin et al., Jpn. J. Appl. Phys., pp. L626, 2002.




**Fig.2** The cross-section of SB SOI PMOSFET with PtSi source/drain. The dopant is segregating at the PtSi/Si interface.




**Fig. 4** Drain current versus drain voltage, which gate length was equal to 0.14  $\mu\text{m}$  with Si fin width equal to 0.06  $\mu\text{m}$ .




**Fig. 5** The Subthreshold Swing of the new SB MOSFET with different fin width.



**Fig. 6** The transconductance curve of the conventional SB PMOSFET and SB with impurity segregation.



**Fig. 7** The subthreshold characteristics of the conventional SB MOSFET and SB with impurity segregation.



**Fig. 8** The output characteristics of the conventional SB MOSFET and SB with impurity segregation.