

Contents lists available at [ScienceDirect](http://www.sciencedirect.com/science/journal/02540584)

Materials Chemistry and Physics

journal homepage: www.elsevier.com/locate/matchemphys

Electrical performance and thermal stability of MIC poly-Si TFTs improved using drive-in nickel induced crystallization

Ming-Hui Lai, Yew Chung Sermon Wu∗, Chih-Pang Chang

Department of Materials Science and Engineering, National Chiao Tung University, 1001 Ta-Hsueh Road, Hsinchu 300, Taiwan, ROC

article info

Article history: Received 12 June 2010 Received in revised form 10 November 2010 Accepted 3 December 2010

Keywords: Drive-in nickel induced crystallization Fluorine ion implantation Metal-induced crystallization Thin film transistors (TFTs)

1. Introduction

Low-temperature polycrystalline silicon (LTPS) thin-film transistors (TFTs) have attracted considerable interest for their use in active-matrix liquid crystal displays (AMLCDs) because they exhibit good electrical properties and can be integrated in peripheral circuits on inexpensive glass substrates [\[1\].](#page-3-0) Intensive studies have been carried out to lower the crystallization temperature of amorphous silicon (α -Si) films. The solid phase crystallization (SPC) method is a well-established poly-Si formation technique [\[2\]. T](#page-3-0)he major drawback of SPC is that the α -Si films need to be annealed for about 24 h at $600 °C$, which is higher than the strain temperature of a normal glass substrate. In contrast, metal induced crystallization (MIC) and metal induced lateral crystallization (MILC) methods require a lower thermal budget and present a great on-state of electrical performance than SPC [\[3–5\]. I](#page-3-0)n MILC, Ni islands are selectively deposited on top of α -Si films and allowed to crystallize at a temperature below 600 ◦C. Unfortunately, the uniformity is poor, annealing time is long, and extra mask is needed to define the Ni window. In contrast, MIC method is much simple for commercial manufacturing. No extramask is needed, the annealing time is short (0.5–5 h), and the uniformity is good. However, Ni and NiSi₂ precipitates were trapped in the poly-Si grain boundaries, which increase the leakage current and shift the threshold voltage [\[5–8\]. T](#page-3-0)herefore, Ni concentration in MIC poly-Si films should be reduced. Several Ni-

ABSTRACT

Ni-metal-induced crystallization (MIC) of amorphous Si $(\alpha$ -Si) has been used to fabricate lowtemperature polycrystalline silicon (poly-Si) thin-film transistors (TFTs). The current crystallization technology, however, often leads to trap Ni and NiSi₂ precipitates, which degrade the device performance. In this study, a new manufacturing method for poly-Si TFTs using drive-in Ni induced crystallization (DIC) was proposed. In DIC, F⁺ implantation was used to drive Ni in the α -Si layer. It was found that the electrical performance (especially leakage current) and thermal stability of DIC-TFTs were improved due to the reduction of Ni concentration and passivation of trap states near the SiO2/poly-Si interface.

© 2010 Elsevier B.V. All rights reserved.

gettering methods have been employed to reduce the amount of undesired metal impurity [\[9–11\]. N](#page-3-0)evertheless, the crystallinity of poly-Si films was decline after the gettering process, thus decreasing on current of character of poly-Si TFTs [\[10\]. R](#page-3-0)ecently, fluorine ion (F^+) implantation was employed to improve the electrical performance of TFTs [\[12,13\]. U](#page-3-0)nfortunately, the minimum off currents were nearly unchanged. This might because the Ni concentration was unchanged.

In this study, F^+ implantation was used to drive Ni in the α -Si layer to induce crystallization (DIC) process to reduce the Ni concentration and minimize the trap-state density of MIC-TFTs. The devices characteristics and thermal stability of fluorinated MIC-TFT were investigated.

2. Experimental

N-type self-alignment poly-Si TFTs were investigated in this study. The preparation of DIC poly-Si began with four-inch Si wafer. A 100-nm-thick undoped α -Si layer was deposited onto a 500-nm-thick oxide-coated Si wafer by low pressure chemical vapor deposition (LPCVD) system. A 5-nm-thick Ni film was then deposited. Samples were subjected to F^+ implantation to drive Ni in the α -Si layer, as shown in [Fig. 1\(a](#page-1-0)). The projection range was set at the 15 nm of depth near surface of the α -Si layer. In this study, two dosages of F+ were used, 2 × 10¹³ and 2 × 10¹⁴ cm⁻². They were denoted as DIC-13 and DIC-14, respectively. The ion-accelerating energy was 10 keV. To reduce the Ni contamination, the remained Ni film was then removed by a mixed solution of H_2 SO₄ and H_2O_2 [\(Fig. 1\(b](#page-1-0))), and subsequently annealed at 500 °C for $1 h$ in N_2 .

For the purpose of comparison, conventional MIC poly-Si was prepared. The basic processes of MIC poly-Si were almost the same as those of DIC poly-Si. The major difference was that the surfaces of MIC poly-Si did not undergo any F+ implantation. A 5-nm-thick Ni film was deposited on α -Si/buffer oxide/Si wafer. After annealed at 500 ◦C, the remained Ni was removed.

[∗] Corresponding author. Tel.: +886 3 5131 555; fax: +886 3 5724 727. E-mail address: sermonwu@stanfordalumni.org (Y.C. Sermon Wu).

^{0254-0584/\$ –} see front matter © 2010 Elsevier B.V. All rights reserved. doi:[10.1016/j.matchemphys.2010.12.009](dx.doi.org/10.1016/j.matchemphys.2010.12.009)

Fig. 1. Schematic illustration of DIC-TFT fabrication process: (a) F⁺ implantation to drive Ni in the α -Si layer, (b) removing of remained Ni film, (c) fabrication of TFT devices by standard IC processes, and (d) formation of source/drain and gate.

TFT devices were fabricated by standard IC processes. As shown in Fig. 1(c), the islands of poly-Si regions on the wafers were defined by reactive ion etching (RIE). Next, a 100-nm-thick tetraethylorthosilicate/ $O₂$ oxide layer was deposited as the gate insulator by plasma-enhanced chemical vapor deposition (PECVD). Then a 100-nm-thick poly-Si film was deposited as the gate electrode by LPCVD. After defining the gate, self-aligned 35 keV phosphorous ions were implanted at a dose of 5×10^{15} cm⁻² to form the source/drain and gate. Dopant activation was performed at 600 °C in N₂ ambient for 12 h. After dopant activation, a 500-nm-thick SiO₂ layer was deposited by PECVD as passivation layer. Contact holes were formed and a 500 nm-thick Al layer was then deposited by thermal evaporation and patterned as the electrode as shown in Fig. 1(d). Sintering process was performed at 400 ◦C for 30 min in N_2 ambient. It is worthy to note that this DIC process does not need any additional annealing step and is compatible with MIC processes.

3. Results and discussion

The grains ofMIC were crystallized from top to down and formed needle-like MIC grains [\[14\].](#page-3-0) The plane-view images of transmission electronic microscopy (TEM) were shown in Fig. 2. The grain diameters of MIC, DIC-13 and DIC-14 were 8–10 nm, 10–12 nm and 10–12 nm, respectively. The variation of grain size was attributed to the different Ni concentration during MIC annealing process. [Fig. 3](#page-2-0) shows the secondary-ion mass spectrometry (SIMS) depth profiles of Ni and F in the structure of poly-Si films. As a result, Ni concentration in DIC was much lower than that in MIC. In other words, the amount of nucleation site of NiSi₂ in MIC is higher than that in DIC due to large content of Ni. Therefore, the grain size of MIC was less than that of DIC. Raman spectra around the wave-number of 510 cm−¹ was shown in [Fig. 4. T](#page-2-0)he intensity of MIC was lower than that of DIC. The full width at half maximum of DIC was smaller than that of MIC. In other words, the crystallinity of DIC was better than that of MIC.

[Fig. 5](#page-2-0) displays the I_D-V_G transfer characteristics of TFTs. The measured and extracted key device parameters are summarized in [Table 1.](#page-2-0) The device parameters were extracted at $W/L = 10/10 \mu m$, and 10 TFTs were measured in each case to investigate the device-to-device variation. The average values with standard deviations in parentheses were shown in [Table 1.](#page-2-0) The threshold voltage (V_{th}) is defined at a normalized drain current of $I_{DS} = (W/L) \times 100$ nA at $V_{DS} = 5$ V. The field-effect mobility (μ_{FE}) is extracted from the maximum value of transconductance at V_{DS} = 0.1 V. It was found that the electrical characteristics (especially leakage current and on/off current ratio) of TFTs were improved by DIC processes. Compared with MIC-TFTs, DIC-TFTs shows a 2.98-fold decrease in the minimum leakage current and a 2.89-fold increase in the on/off current ratio. It was great

Fig. 2. TEM plane-view images of MIC and DIC poly-Si films.

Fig. 3. SIMS depth profiles of (a) nickel and (b) fluorine in the structure of MIC and DIC poly-Si films.

Fig. 4. Raman spectra of MIC and DIC poly-Si films around the wave-number of 510 cm^{-1} .

Fig. 5. Typical I_{DS}-V_{GS} transfer characteristics and field-effect mobility of DIC-TFTs and MIC-TFT ($W/L = 10/10 \mu m$).

improved in off-state which is the most importance of MIC-TFT.

The leakage current improvement was attributed to the reduction of Ni concentration in the poly-Si films. This is because, in the poly-Si film, Ni residues serve as deep level traps, which promote thermionic emission-dominated leakage current in the low-gate and drain voltage region [\[15–17\]. N](#page-3-0)i content in DIC was much lower than that in MIC as shown in Fig. 3(a). The DIC process did reduce Ni content in poly-Si films. With the reduction of the Ni concentration in DIC, the minimum leakage current was reduced and therefore the on/off current ratio was increased.

Besides, as shown in Fig. 3(b), F content in DIC-14 was much higher than that in DIC-13. High F content is present at the DIC/oxide interface, meaning F atoms have diffused to the interface to terminate defects. The effective interface trap states densities $(N_{\rm{it}})$ near the SiO₂/poly-Si interface can be calculated as follows:

$$
N_{it} = \left[\left(\frac{S.S.}{\ln 10} \right) \left(\frac{q}{kT} \right) - 1 \right] \left(\frac{C_{ox}}{q} \right)
$$

where C_{ox} is the capacitance of the gate insulator [\[18\]. A](#page-3-0)s shown in Table 1, the value of N_{it} was decreased with increase in dosage of F^+ . Therefore, DIC-TFT presents good S.S. and V_{th} in the performance.

Since F atoms can passivate dangling bonds and strain bonds [\[19\], t](#page-3-0)he on currents of DIC-TFTs were expected to be higher than those of MIC-TFTs. As shown in Fig. 5, the on current of DIC-14 was higher than that of MIC-TFTs. However, the on current of DIC-13 was lower than that of MIC-TFTs. The degradation of on current of DIC-13 might due to the damage of the channel, which was caused by ion implantation [\[20\].](#page-3-0) The roughness of the poly-Si surfaces (after the remained Ni was removed) was measured by atomic force microscopy (AFM). The roughness can reflect the degree of damage since the grain size of MIC, DIC-13 and DIC-14 were almost. At the same Si layer, AFM can demonstrate degree of collision at surface by

Table 1

Average device characteristics of DIC-TFTs and MIC-TFTs with standard deviations in parentheses.

Device perimeters $W/L = 10 \mu m/10 \mu m$	MIC	$DIC-13$	$DIC-14$
Field-effect mobility μ _{FE} (cm ² V ⁻¹ s)	23.0(1.38)	22.2(1.12)	25.6(0.82)
Threshold voltage V_{th} (V)	8.09(1.23)	7.46(0.33)	7.07(0.24)
Subthreshold slope S.S. $(V \text{dec}^{-1})$	2.00(0.09)	1.83(0.05)	1.75(0.11)
I_{min} (pA μ m ⁻¹)	3.31(0.54)	1.11(0.05)	1.23(0.07)
Max on/off ratio (\times 10 ⁵)	1.57(0.47)	3.72(0.41)	4.54(0.38)
Interface trap density $N_{\rm{it}}$ (10 ¹² cm ⁻²)	7.03(0.32)	6.42(0.19)	6.10(0.39)

Fig. 6. The degradations of threshold voltage and off current versus temperature at V_{DS} = 5 V.

implantation. Therefore, it can verify increasing defect indirectly. As the results, the root mean square (rms) roughnesses of MIC, DIC-13 and DIC-14 films were 0.618, 0.731 and 0.846 nm, respectively. The damage (rms roughness) did increase with the dosage of F+. In other words, in this DIC study, there were three major kinds of defects related to the MIC-TFT performance: (1) Ni concentration (Ni-related defects), (2) grain boundaries and (3) channel damages/defects. In DIC process, F⁺ implantation was used to drive Ni in the α -Si layer. Compared with MIC process, DIC process can reduce the Ni concentration, thus reducing the (1) Ni concentration. Besides, in DIC process, F atoms can passivate dangling bonds and strain bonds, thus reducing the effects of (2) grain boundaries defects and (3) channel damages/defects. Since the F content in DIC-14 was much higher than that in DIC-13, the improvement of DIC-14 were expected to be much better than that of DIC-13. On the other hand, the damage (rms roughness) of the channel surface increased with the dosage of $F⁺$. As a result, DIC-13 has the lowest on current since its F passivation effect was not good enough to compensate the degradation from surface damage. As for the DIC-14, the effect of F passivation was higher than that of channel damages. As a result, DIC-14 has the highest on current.

The other important issue of poly-Si TFTs is the thermal stability, which was examined at elevated temperatures. As shown in Fig. 6, the threshold voltage and the off current of TFTs were degraded with increase in annealing temperature from 25 to 125 °C. This is because when temperature increased, nickel related donor-like defects were easy to release electrons, thus increasing the leakage current and the negative shift of V_{th} [21]. Compared with those of MIC-TFTs, the thermal stability of DIC-TFTs was improved by DIC processes, which is due to the reduction of Ni concentration in TFTs as shown in [Fig. 3\(a](#page-2-0)). The other factor that might affect the thermal stabilities is the bonding energy. The bonding energy of the Si–F bond is greater than that of the Si–Si and Si–H bonds [22]. As a result, the increase of the leakage current and the negative shift of V_{th} of DIC-TFTs was less than that of MIC-TFTs.

4. Conclusions

MICmethod has been used to reduce the crystallization time and temperature of α -Si. The annealing time is short and the uniformity is good. However, Ni-related defects and grain boundaries would degrade the TFT performance. In this study, an investigation of poly-Si TFTs using DIC process had led to the development of a simple process for LTPS TFTs manufacturing.

In DIC, F^+ implantation was used to drive Ni in the α -Si layer. Compared with MIC process, DIC process can effectively reduce the Ni concentration, thus reducing the Ni-related defects. F atoms can passivate dangling bonds and strain bonds, thus reducing the effects of grain boundaries and channel damages/defects. However, the damage of the channel surface increased with the dosage of F+. As a result, DIC-14 TFTs exhibit higher field-effect mobility, lower subthreshold slope, lower threshold voltage, higher on/off current ratio, and lower interface trap-state density (N_{it}) compared with conventional MIC-TFTs. It was also found that DIC process can greatly alleviate the degradations of threshold voltage and off current at elevated temperatures. This is attributed to the reduction of Ni concentration in TFTs, and the weaker Si–H and Si–Si bonds were replaced by stronger Si–F bonds.

Acknowledgements

This project was funded by Sino American Silicon Products Incorporation and the NSC of the ROC under Grant No. 98-2221-E-009-041-MY3. Technical supports from the National Nano Device Laboratory, Center for Nano Science and Technology and the Nano Facility Center of the National Chiao Tung University are also acknowledged.

References

- [1] M. Stewart, R.S. Howell, L. Pires, M.K. Hatalis, IEEE Trans. Electron. Devices 48 (2001) 845.
- [2] T.J. King, K.C. Sarawat, IEEE Trans. Electron. Devices 13 (1992) 309.
- [3] L. Pereira, H. Aguas, R.M.S. Martins, P. Vilarinho, E. Fortunato, R. Martins, Thin Solid Films 451–452 (2004) 334.
- [4] G.A. Bhat, Z. Jin, H.S. Kwok, M. Wong, IEEE Electron. Device Lett. 20 (1999) 97.
- [5] S.Y. Yoon, S.J. Park, K.H. Kim, J. Jang, J. Appl. Phys. 87 (2000) 609.
- [6] P.J. van der Zaag, M.A. Verheijen, S.Y. Yoon, N.D. Young, Appl. Phys. Lett. 81 (2002) 3404.
- [7] G.A. Bhat, H.S. Kwok, M. Wong, Solid State Electron. 44 (2000) 1321.
- [8] D. Murley, N. Young, M. Trainor, D. McCulloch, IEEE Trans. Electron. Devices 48 (2001) 1145.
- [9] B. Mohadjeri, J.S. Williams, J. Wong-Leung, Appl. Phys. Lett. 66 (1995) 1889.
- [10] C.M. Hu, Y.C. Sermon Wu, C.C. Lin, IEEE Electron. Device Lett. 28 (2007) 1000.
- [11] B.M. Wang, Y.C. Sermon Wu, Electrochem. Solid-State Lett. 12 (2009) J14.
- C.H. Kim, J.H. Jeon, J.S. Yoo, K.C. Park, M.K. Han, Jpn. J. Appl. Phys. 38 (1999) 2247.
- [13] C.P. Chang, Y.C. Sermon Wu, IEEE Electron. Device Lett. 28 (2007) 990.
- [14] Y. Minagawa, Y. Yazawa, S. Muramatsu, Jpn. J. Appl. Phys. 40 (2001) L186.
- [15] C.P. Chang, Y.S. Wu, IEEE Electron. Devices Lett. 30 (2009) 130.
- [16] M. Yazaki, S. Takenaka, H. Ohshima, Jpn. J. Appl. Phys. 31 (1992) 206.
- [17] K.R. Olasupo, M.K. Hatalis, IEEE Trans. Electron. Devices 43 (1996) 1218.
- [18] C.A. Dimitriadis, P.A. Coxon, L. Dozsa, L. Papadimitriou, N. Economou, IEEE Trans. Electron. Devices 39 (1992) 598.
- [19] S.-D. Wang, W.-H. Lo, T.-F. Lei, J. Electrochem. Soc. 152 (2005) G703.
- [20] J.W. Park, B.T. Ahn, K. Lee, Jpn. J. Appl. Phys. 34 (1995) 1436.
- [21] Y. Lee, S. Bae, S.J. Fonash, IEEE Electron. Device Lett. 26 (2005) 900.
- [22] Handbook of Chemistry and Physics 90th edition, section 9, p.64.