

Investigation of Electrostatic Integrity for Ultrathin-Body Germanium-On-Nothing MOSFET

Vita Pi-Ho Hu, *Student Member, IEEE*, Yu-Sheng Wu, *Student Member, IEEE*, and Pin Su, *Member, IEEE*

Abstract—This paper examines the electrostatic integrity of ultrathin-body (UTB) germanium-on-nothing (GeON) MOSFET using theoretically calculated subthreshold swing from the analytical solution of Poisson's equation. Our results indicate that UTB GeON MOSFETs with the ratio of channel length (L_g) to channel thickness (T_{ch}) around 4 can show comparable subthreshold swing to that of the silicon-on-nothing counterparts. The impact of buried insulator (BI) thickness (T_{BI}) and BI permittivity on the electrostatic integrity of the UTB germanium channel devices are also examined.

Index Terms—Electrostatic integrity, germanium, germanium-on-nothing (GeON), Poisson's equation, silicon-on-nothing (SON), ultrathin body (UTB).

I. INTRODUCTION

GERMANIUM as a pFET channel material has been recently proposed [1]–[6] to enable mobility scaling. However, its higher permittivity makes it very susceptible to short channel effects (SCEs). To improve the subthreshold characteristics, ultrathin-body (UTB) germanium-on-insulator (GeOI) MOSFET has been proposed as a promising device architecture [7]–[10] and shows better control of SCEs than the bulk germanium MOSFET. Silicon-on-nothing [SON, buried insulator (BI) permittivity = 1] MOSFETs are also widely discussed as a possible alternative due to its reduced source-to-drain coupling through the BI [11]–[15]. However, the subthreshold characteristics of germanium-on-nothing (GeON) MOSFET have rarely been examined.

In this paper, we assess the electrostatic integrity for nanoscale UTB GeON MOSFETs by using the analytical solution of Poisson's equation. Through our theoretical subthreshold swing model, a comprehensive analysis including the impact of channel thickness (T_{ch}) and BI thickness (T_{BI}) on the electrostatic integrity of the UTB GeON MOSFET is presented. The impact of BI permittivity on the electrostatic integrity of the UTB MOSFETs with germanium channel is also examined for the first time. This paper is organized as follows. In Section II, we derive an analytical UTB subthreshold swing model to describe the subthreshold characteristics of the




Fig. 1. Schematic sketch of UTB MOSFET with thin BI structure investigated in this study.

UTB GeON MOSFETs. Investigations of the electrostatic integrity for UTB GeON MOSFET are presented in Section III. Section IV concludes the paper.

II. ANALYTICAL SUBTHRESHOLD SWING MODEL FOR GEON MOSFET

Our theoretical subthreshold swing for the UTB GeON MOSFET is derived from the analytical potential solutions in the subthreshold region. Fig. 1 shows a schematic sketch of a UTB with thin BI structure. In the subthreshold regime, the channel is fully depleted with negligible mobile carriers. Therefore, the channel potential distribution $\phi_{ch}(x, y)$ satisfies the Poisson's equation

$$\frac{\partial^2 \phi_{ch}(x, y)}{\partial x^2} + \frac{\partial^2 \phi_{ch}(x, y)}{\partial y^2} = -\frac{qN_{ch}}{\epsilon_{ch}} \quad (1)$$

where N_{ch} and ϵ_{ch} are the channel doping and permittivity, respectively.

Since there is no charge in the BI region, the BI potential distribution $\phi_{BI}(x, y)$ satisfies the Laplace equation

$$\frac{\partial^2 \phi_{BI}(x, y)}{\partial x^2} + \frac{\partial^2 \phi_{BI}(x, y)}{\partial y^2} = 0 \quad (2)$$

with the required boundary conditions described as

$$\phi_{ch}(T_{ch}, y) + T_i \frac{\epsilon_{ch}}{\epsilon_i} \left. \frac{\partial \phi_{ch}(x, y)}{\partial x} \right|_{x=T_{ch}} = V_g - V_{fb} \quad (3)$$

$$\phi_{ch}(x, 0) = -\phi_{ms} + V_s \quad (4)$$

$$\phi_{ch}(x, L_g) = -\phi_{ms} + V_d \quad (5)$$

$$\phi_{BI}(-T_{BI}, y) = V_{back-gate} - V_{fb,back-gate} + (E_{i,ch} - E_{i,sub}) \quad (6)$$

$$\begin{aligned} \phi_{BI}(x, 0) = & [V_{back-gate} - V_{fb,back-gate} + (E_{i,ch} - E_{i,sub})] \\ & + \frac{(-\phi_{ms} + V_s) - [V_{back-gate} - V_{fb,back-gate} + (E_{i,ch} - E_{i,sub})]}{T_{BI}} x \end{aligned} \quad (7)$$

Manuscript received July 14, 2009; revised December 31, 2009; accepted January 11, 2010. Date of publication February 2, 2010; date of current version March 9, 2011. This work was supported in part by the National Science Council, Taiwan, under Contract NSC 98-2221-E-009-178 and in part by the Ministry of Education, Taiwan, under the Aiming for the Top University Program. The review of this paper was arranged by Associate Editor E. T. Yu.

The authors are with the Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu 30050, Taiwan (e-mail: vitabee.ee93g@nctu.edu.tw; pinsu@faculty.nctu.edu.tw).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TNANO.2010.2041010

$$\begin{aligned} \phi_{\text{BI}}(x, L_g) &= [V_{\text{back-gate}} - V_{\text{fb,back-gate}} + (E_{i,\text{ch}} - E_{i,\text{sub}})] \\ &+ \frac{(-\phi_{\text{ms}} + V_d) - [V_{\text{back-gate}} - V_{\text{fb,back-gate}} + (E_{i,\text{ch}} - E_{i,\text{sub}})]}{T_{\text{BI}}}x \end{aligned} \quad (8)$$

$$\varepsilon_{\text{ch}} \left. \frac{\partial \phi_{\text{ch}}(x, y)}{\partial x} \right|_{x=0} = \varepsilon_{\text{BI}} \left. \frac{\partial \phi_{\text{BI}}(x, y)}{\partial x} \right|_{x=0} \quad (9)$$

$$\left. \frac{\partial \phi_{\text{ch}}(x, y)}{\partial y} \right|_{x=0} = \left. \frac{\partial \phi_{\text{BI}}(x, y)}{\partial y} \right|_{x=0} \quad (10)$$

where T_{ch} , T_i , and T_{BI} are the thicknesses of channel, gate insulator, and BI, respectively. L_g is the gate length. ε_i and ε_{BI} are the permittivity of gate insulator and BI, respectively. V_g , $V_{\text{back-gate}}$, V_d , and V_s are the voltage biases of gate, back-gate, drain, and source, respectively. V_{fb} and $V_{\text{fb,back-gate}}$ are the flat-band voltages of gate and back-gate, respectively. ϕ_{ms} is the builtin potential of the source/drain to the channel. $E_{i,\text{ch}}$ and $E_{i,\text{sub}}$ are the intrinsic Fermi level of channel and substrate (back-gate), respectively.

The corresponding 2-D boundary value problem can be divided into two subproblems, a 1-D Poisson's equation and a 2-D Laplace equation, respectively. Using the superposition principle, the complete channel potential solution is $\phi_{\text{ch}}(x, y) = \phi_{\text{ch},1}(x) + \phi_{\text{ch},2}(x, y)$, where $\phi_{\text{ch},1}(x)$ and $\phi_{\text{ch},2}(x, y)$ are solutions of 1-D and 2-D subproblems in the channel, respectively. The 1-D solution $\phi_{\text{ch},1}(x)$ can be expressed, (11)–(13), as shown at the bottom of this page.

In solving the 2-D subproblem, the boundary condition of gate dielectric/channel interface (3) is simplified by converting the gate dielectric thickness to $(\varepsilon_{\text{ch}}/\varepsilon_i)$ times and replacing the gate dielectric region with an equivalent channel-material region. The electric field discontinuity across the gate dielectric and channel interface can thus be eliminated. For the channel/BI interface, both the potential distribution in the channel [$\phi_{\text{ch},2}(x, y)$] and that in the BI [$\phi_{\text{BI},2}(x, y)$] have to be considered to satisfy the boundary conditions (9) and (10).

The 2-D solution $\phi_{\text{ch},2}(x, y)$ can be obtained using the method of separation of variables

$$\begin{aligned} \phi_{\text{ch},2}(x, y) &= \sum_n \left\{ [c_n \sinh(\gamma_n y) + c'_n \sinh(\gamma_n (L_g - y))] \sin(\gamma_n x) \right. \\ &\left. + e_n \sinh \left(\lambda_n \left(T_{\text{ch}} + \left(\frac{\varepsilon_{\text{ch}}}{\varepsilon_i} \right) T_i - x \right) \right) \sin(\lambda_n y) \right\} \end{aligned} \quad (14)$$

where

$$\lambda_n = \frac{n\pi}{L_g} \quad (15)$$

$$\gamma_n = \frac{n\pi}{(T_{\text{ch}} + (\varepsilon_{\text{ch}}/\varepsilon_i) T_i)}. \quad (16)$$

The coefficients c_n , c'_n , and e_n in (14) can be expressed as

$$\begin{aligned} c_n &= \frac{1}{\sinh(\lambda_n L_g)} \left[2(-\phi_{\text{ms}} + V_d - B) \frac{1 - (-1)^n}{n\pi} \right. \\ &+ 2A \left(T_{\text{ch}} + \frac{\varepsilon_{\text{ch}}}{\varepsilon_i} T_i \right) \frac{(-1)^n}{n\pi} \\ &\left. + 2 \left(T_{\text{ch}} + \frac{\varepsilon_{\text{ch}}}{\varepsilon_i} T_i \right)^2 \frac{(-1)^n - 1}{(n\pi)^3} \right] \end{aligned} \quad (17)$$

$$\begin{aligned} c'_n &= \frac{1}{\sinh(\lambda_n L_g)} \left[2(-\phi_{\text{ms}} - B) \frac{1 - (-1)^n}{n\pi} \right. \\ &+ 2A \left(T_{\text{ch}} + \frac{\varepsilon_{\text{ch}}}{\varepsilon_i} T_i \right) \frac{(-1)^n}{n\pi} \\ &\left. + 2 \left(T_{\text{ch}} + \frac{\varepsilon_{\text{ch}}}{\varepsilon_i} T_i \right)^2 \frac{(-1)^n - 1}{(n\pi)^3} \right] \end{aligned} \quad (18)$$

$$e_n = \frac{(\text{RHS}_n / \text{LHS}_n)}{\sinh((n\pi/L_g)(T_{\text{ch}} + (\varepsilon_{\text{ch}}/\varepsilon_i) T_i))} \quad (19)$$

where

$$\begin{aligned} \text{LHS}_n &= \lambda_n \coth(\lambda_n T_{\text{BI}}) \\ &+ \frac{\varepsilon_{\text{ch}}}{\varepsilon_{\text{BI}}} \lambda_n \coth(\lambda_n ((\varepsilon_{\text{ch}}/\varepsilon_i) T_i + T_{\text{ch}})) \end{aligned} \quad (20)$$

$$\begin{aligned} \text{RHS}_n &= 2 \frac{\varepsilon_{\text{ch}}}{\varepsilon_{\text{BI}}} A \frac{1 - (-1)^n}{n\pi} \\ &+ \sum_m \left\{ \left[c_n \frac{\{[(2\varepsilon_{\text{ch}}/\varepsilon_{\text{BI}})(-1)^{n+1}]/n\pi\} \sinh(\lambda_m L_g)}{1 + (\gamma_m/\lambda_n)^2} \right. \right. \\ &+ c'_n \left. \frac{[(2\varepsilon_{\text{ch}}/\varepsilon_{\text{BI}})/n\pi] \sinh(\lambda_m L_g)}{1 + (\gamma_m/\lambda_n)^2} \right] \lambda_m \\ &- d_n \frac{m\pi}{T_{\text{BI}}} \frac{(-1)^{m+n+1}}{n\pi} \frac{2 \sinh((m\pi/T_{\text{BI}})L_g)}{1 + (\gamma_m/\lambda_n)^2} \\ &\left. - d'_n \frac{m\pi}{T_{\text{BI}}} \frac{(-1)^m}{n\pi} \frac{2 \sinh((m\pi/T_{\text{BI}})L_g)}{1 + (\gamma_m/\lambda_n)^2} \right\} \end{aligned} \quad (21)$$

$$\phi_{\text{ch},1}(x) = -\frac{qN_{\text{ch}}}{2\varepsilon_{\text{ch}}}x^2 + Ax + B \quad (11)$$

$$A = \frac{(V_g - V_{\text{fb}}) - [V_{\text{back-gate}} - V_{\text{fb,back-gate}} + (E_{i,\text{ch}} - E_{i,\text{sub}})] + \frac{qN_{\text{ch}}}{2\varepsilon_{\text{ch}}} (T_{\text{ch}}^2 + 2\frac{\varepsilon_{\text{ch}}}{\varepsilon_i} T_i T_{\text{ch}})}{T_{\text{ch}} + \frac{\varepsilon_{\text{ch}}}{\varepsilon_i} T_i + \frac{\varepsilon_{\text{ch}}}{\varepsilon_{\text{BI}}} T_{\text{BI}}} \quad (12)$$

$$B = \frac{\varepsilon_{\text{ch}}}{\varepsilon_{\text{BI}}} T_{\text{BI}} A + [V_{\text{back-gate}} - V_{\text{fb,back-gate}} + (E_{i,\text{ch}} - E_{i,\text{sub}})] \quad (13)$$




Fig. 2. Analytical potential distribution compared with TCAD simulation.

$$d_n = \frac{2}{\sinh(\gamma_n L_g)} \left\{ [V_{\text{back-gate}} - V_{\text{fb,back-gate}} + (E_{i,\text{ch}} - E_{i,\text{sub}})] \frac{1 - (-1)^n}{n\pi} + [(-\phi_{\text{ms}} + V_d - B)] \frac{(-1)^{n+1}}{n\pi} \right\} \quad (22)$$


$$d'_n = \frac{2}{\sinh(\gamma_n L_g)} \left\{ [V_{\text{back-gate}} - V_{\text{fb,back-gate}} + (E_{i,\text{ch}} - E_{i,\text{sub}})] \frac{1 - (-1)^n}{n\pi} + [(-\phi_{\text{ms}} - B)] \frac{(-1)^{n+1}}{n\pi} \right\}. \quad (23)$$

Our analytical potential solution has been verified with technology computer-aided design (TCAD) simulation [16]. Fig. 2 shows that our model is fairly accurate for various channel doping (N_{ch}). Based on the potential solution, the subthreshold swing can be derived by (24), as shown at the bottom of this page.


Fig. 3 shows the subthreshold swing verifications with TCAD simulations for UTB SON and GeON devices with various gate lengths and drain biases. As can be seen, the UTB subthreshold swing model shows good agreement with TCAD simulation for both UTB SON and GeON devices.

III. ELECTROSTATIC INTEGRITY OF UTB GeON MOSFET

In this paper, important device parameters used for investigating the electrostatic integrity of lightly doped ($N_{\text{ch}} = 1 \times 10^{16} \text{ cm}^{-3}$) pFET UTB GeON MOSFET such as L_g and EOT are determined based on the ITRS roadmap [17].



(a)



(b)

 Fig. 3. Subthreshold swing verifications with TCAD simulations for SON and GeON devices with various gate lengths. EOT = 1 nm, $T_{\text{BI}} = 10$ nm. (a) $T_{\text{ch}} = 6$ nm. (b) $T_{\text{ch}} = 10$ nm.

Fig. 4 compares the subthreshold swing of the UTB GeON and SON devices for various T_{ch} with $L_g = 25$ nm. When $T_{\text{ch}} = 10$ nm, GeON device shows larger subthreshold swing than that of the SON device. This can be explained by Fig. 5, which shows the hole conduction path of the UTB GeON device is closer to the back-gate interface (T_{ch}/BI interface) than the UTB SON device. In other words, the UTB GeON device has worse electrostatic integrity than the UTB SON counterpart. However, it should be noted that as T_{ch} is scaled to 6–7 nm (see Fig. 4), the subthreshold swing of the GeON device becomes comparable to that of the SON device. Compared to Fig. 6 that the UTB GeOI (BI permittivity = 3.9) MOFET needs T_{ch} as

$$S = \left[\frac{\int_0^{L_g} \left[\int_0^{T_{\text{ch}}} e^{q\phi_{\text{ch}}/kT} (d\phi_{\text{ch}}/dV_g) dx / \left(\int_0^{T_{\text{ch}}} e^{q\phi_{\text{ch}}/kT} dx \right)^2 \right] dy}{\int_0^{L_g} \left[dy / \int_0^{T_{\text{ch}}} e^{q\phi_{\text{ch}}/kT} dx \right]} \right]^{-1} \frac{kT}{q} \ln(10) \quad (24)$$




Fig. 4. Impact of T_{ch} on the subthreshold swing of UTB GeON and SON devices for $V_d = -0.05$ and -1 V with $L_g = 25$ nm. The UTB GeON and SON devices show comparable subthreshold swing as T_{ch} is scaled to 6–7 nm.




Fig. 7. GeON devices with L_g/T_{ch} around 4 show comparable subthreshold swing to that of SON devices.




Fig. 5. Normalized hole density distribution (at mid-distance between source and drain) for the UTB SON and GeON devices in the subthreshold region. The arrow tip indicates the hole conduction path.




Fig. 8. Subthreshold swing as a function of buried oxide thickness for the UTB GeON and GeOI devices.




Fig. 6. Impact of T_{ch} on the subthreshold swing of UTB GeOI and SOI devices for $V_d = -0.05$ and -1 V with $L_g = 25$ nm. The UTB GeOI and SOI devices show comparable subthreshold swing as T_{ch} is scaled to 5 nm.

thin as 5 nm [18] to show comparable subthreshold swing to that of the corresponding silicon-on-insulator (SOI) device, the UTB GeON MOSFETs exhibit better electrostatic integrity than the GeOI counterparts.

More generations of UTB devices have been investigated based on the ITRS roadmap [17]. Fig. 7 shows that the GeON

devices with the ratio of L_g to T_{ch} around 4 can show comparable subthreshold swing to that of the SON devices. However, the GeOI devices with the ratio of L_g to T_{ch} around 5 exhibit comparable subthreshold swing to that of the SOI counterparts.

Fig. 8 compares the impact of BI thickness T_{BI} on the subthreshold swing of the UTB GeON and GeOI devices. As can be seen, T_{BI} reduction is more effective for the UTB GeOI devices to improve its electrostatic integrity than the UTB GeON devices. This is because, the UTB GeOI devices with higher BI permittivity suffer larger fringing field from drain to source through BI.

Fig. 9 shows the impact of the BI permittivity on the subthreshold swing of UTB devices with germanium and silicon channel. It can be seen that UTB MOSFETs with lower BI permittivity show lower subthreshold swing because of the reduced fringing field. Moreover, the BI permittivity reduction is more effective for germanium-channel UTB device to achieve better electrostatic integrity than the silicon-channel UTB one. The UTB germanium channel device with lower BI permittivity also shows lower variation in subthreshold swing, as shown in Fig. 10. In other words, the UTB GeON device exhibits lower subthreshold swing sensitivity to L_g and T_{ch} and thus better variation immunity than the GeOI counterpart.

TABLE I
COMPARISON OF VARIOUS UTB ARCHITECTURES

GeON	GeON MOSFETs show smaller subthreshold swing than GeOI MOSFETs.
	GeON MOSFETs show lower subthreshold swing sensitivity to T_{BI} , L_g , and T_{ch} as compared with the GeOI MOSFETs.
	GeON MOSFETs with the device design of L_g/T_{ch} around 4 can show comparable subthreshold swing to that of the SON MOSFETs.
SON	SON MOSFETs show smaller subthreshold swing than UTB SOI MOSFETs.
	Generally, SON MOSFETs show lower subthreshold swing than the GeON MOSFETs.
GeOI	GeOI MOSFETs with the device design of L_g/T_{ch} around 5 can show comparable subthreshold swing to that of the SOI MOSFETs.
	GeOI MOSFETs show larger subthreshold swing than GeON MOSFETs.
SOI	SOI MOSFETs show larger subthreshold swing than SON MOSFETs.
	Generally, SOI MOSFETs show lower subthreshold swing than the GeOI MOSFETs.




Fig. 9. Subthreshold swing as a function of BI permittivity for germanium channel and silicon channel UTB MOSFETs.




Fig. 10. Δ Subthreshold swing as a function of BI permittivity for germanium channel device with L_g and T_{ch} variation. Δ Subthreshold swing is defined as the subthreshold swing difference with L_g/T_{ch} variation from -20% to 20% .

IV. CONCLUSION

We have investigated the electrostatic integrity for the UTB GeON devices using analytical solution of Poisson's equation verified with TCAD simulation. The impacts of T_{ch} and T_{BI} on the electrostatic integrity of the UTB GeON MOSFET have been examined. Our results indicate that the UTB GeON MOSFETs

with the device design of L_g/T_{ch} around 4 can show comparable subthreshold swing to that of the SON devices. The BI permittivity reduction is more effective for germanium-channel UTB devices to achieve better electrostatic integrity than the silicon-channel UTB counterparts. The subthreshold swing of the UTB GeON MOSFET with lower BI permittivity shows lower sensitivity to T_{BI} , L_g , and T_{ch} as compared to the UTB GeOI MOSFET with higher BI permittivity. Table I summarizes the advantages of various UTB architectures in terms of subthreshold swing. UTB GeON MOSFETs with higher channel mobility and well-controlled electrostatic integrity are suggested to be used for aggressive generation beyond 22 or 16 nm. This study may provide insights for UTB device designs.

REFERENCES

- [1] A. Ritenour, S. Yu, M. L. Lee, N. Lu, W. Bai, A. Pitera, E. A. Fitzgerald, D. L. Kwong, and D. A. Antoniadis, "Epitaxial strained germanium p-MOSFETs with HfO₂ gate dielectric and TaN gate electrode," in *Proc. IEDM Tech. Dig.*, 2003, pp. 433–436.
- [2] H. Shang, J. O. Chu, S. Bedell, E. P. Gusev, P. Jamison, Z. Ying, J. A. Ott, M. Copel, D. Sadana, K. W. Guarini, and L. Meikei, "Selectively formed high mobility strained Ge pMOSFETs for high-performance CMOS," in *Proc. IEDM Tech. Dig.*, 2004, pp. 157–160.
- [3] O. Weber, Y. Bogumilowicz, T. Ernst, J.-M. Hartmann, F. Ducroquet, F. Andrieu, C. Dupre, L. Clavier, C. Le Royer, N. Cherkashin, M. Hytch, D. Rouchon, H. Dansas, A.-M. Papon, V. Carron, C. Tabone, and S. Deleonibus, "Strained Si and Ge MOSFETs with High-K/Metal gate stack for high mobility dual channel CMOS," in *Proc. IEDM Tech. Dig.*, 2005, pp. 143–146.
- [4] P. Zimmerman, G. Nicholas, B. De Jaeger, B. Kaczer, A. Stesmans, L. Ragnarsson, D. P. Brunco, F. E. Leys, M. Caymax, G. Winderickx, K. Opsomer, M. Meuris, and M. M. Heyns, "High performance Ge pMOS devices using a Si-compatible process flow," in *Proc. IEDM Tech. Dig.*, 2006, pp. 655–658.
- [5] G. Nicholas, J. B. De, D. P. Brunco, P. Zimmerman, G. Eneman, K. Martens, M. Meuris, and M. M. Heyns, "High-performance deep sub-micron Ge pMOSFETs with halo implants," *IEEE Trans. Electron. Devices*, vol. 54, no. 9, pp. 2503–2511, Sep. 2007.
- [6] T. Yamamoto, Y. Yamashita, M. Harada, N. Taoka, K. Ikeda, K. Suzuki, O. Kiso, N. Sugiyama, and S. Takagi, "High performance 60 nm gate length germanium p-MOSFETs with Ni germanide metal source/drain," in *Proc. IEDM Tech. Dig.*, 2007, pp. 1041–1043.
- [7] S. Bedell, A. Majumdar, J. A. Ott, J. Arnold, K. Foquel, S. J. Koester, and D. K. Sdana, "Mobility scaling in short-channel length strained Ge-on-insulator p-MOSFETs," *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 811–813, Jul. 2008.
- [8] C. Le Royer, L. Clavier, C. Tabone, C. Deguet, L. Sanchez, J.-M. Hartmann, M.-C. Roure, H. Grampeix, and S. Deleonibus, "0.12 μ m P-MOSFETs with High-K and metal gate fabricated in a Si process line on 200 mm GeOI wafers," in *Proc. ESSDERC*, 2007, pp. 458–461.

- [9] E. Batail, S. Monfray, C. Tabone, O. Kermerrec, J. F. Damlencourt, P. Gautier, G. Rabille, C. Arvet, N. Loubet, Y. Campidelli, J. M. Hartmann, A. Pouydebaseque, V. Delaye, C. Le Royer, G. Ghibaudo, T. Skotnicki, and S. Deleonibus, "Localized ultra-thin GeOI: An innovative approach to germanium channel MOSFETs on bulk Si substrates," *IEDM Tech. Dig.*, 2008, pp. 1–4.
- [10] S. Takagi, T. Tezuka, T. Irisawa, S. Nakaharai, T. Numata, K. Usuda, N. Sugiyama, M. Shichijo, R. Nakane, and S. Sugahara, "Device structures and carrier transport properties of advanced CMOS using high mobility channels," *Solid-State Electron.*, vol. 51, pp. 526–536, 2007.
- [11] T. Ernst, C. Tinella, C. Raynaud, and S. Cristoloveanu, "Fringing fields in sub-0.1 μm fully depleted SOI MOSFETs: Optimization of the device architecture," *Solid-State Electron.*, vol. 46, pp. 373–378, 2002.
- [12] Y. Tian, W. Bu, D. Wu, X. An, R. Huang, and Y. Wang, "Scaling capability improvement of silicon-on-void (SOV) MOSFET," *Semicond. Sci. Technol.*, vol. 20, pp. 115–119, 2005.
- [13] N. Bresson, S. Cristoloveanu, C. Mazure, F. Letertre, and H. Iwai, "Integration of buried insulators with high thermal conductivity in SOI MOSFETs: Thermal properties and short channel effects," *Solid-State Electron.*, vol. 49, pp. 1522–1528, 2005.
- [14] V. Kilchytska, T. M. Chung, B. Olbrechts, Y. Vovk, J.-P. Raskin, and D. Flandre, "Electrical characterization of true silicon-on-nothing MOSFETs fabricated by Si layer transfer over a pre-etched cavity," *Solid-State Electron.*, vol. 51, pp. 1238–1244, 2007.
- [15] V. Kilchytska, D. Flandre, and J.-P. Raskin, "Silicon-on-nothing MOSFETs: An efficient solution for parasitic substrate coupling suppression in SOI devices," *Appl. Surface Sci.*, vol. 254, pp. 6168–6173, 2008.
- [16] *ISE TCAD Rel. 10.0 Manual, DESSIS*, ISE, Riyadh, 2004.
- [17] (2008). [Online]. Available: <http://www.itrs.net/Links/2008ITRS/Home2008.htm>
- [18] V. P.-H. Hu, Y.-S. Wu, and P. Su, "Investigation of electrostatic integrity for ultra-thin-body GeOI MOSFET using analytical solution of Poisson's equation," *Semicond. Sci. Technol.*, vol. 24, no. 4, pp. 045017-1–045017-7, 2009.



Vita Pi-Ho Hu (S'09) was born in Changhua, Taiwan, in 1982. She received the B.S. degree, in 2004, from the Department of Materials Science and Engineering, National Chiao Tung University, Hsinchu, Taiwan where she is currently working toward the Ph.D. degree from the Department of Electronics Engineering and Institute of Electronics.

Her research interests include analysis and design of ultralow power static RAMs in nanoscaled technologies.



Yu-Sheng Wu (S'09) was born in Tainan, Taiwan, in 1982. He received the B.S. and M.S. degrees in electronics engineering from the Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, in 2004 and 2006, respectively, where he is currently working toward the Ph.D. degree at the Institute of Electronics.

His current research interests include design and modeling of advanced CMOS devices.



Pin Su (S'98–M'02) received the B.S. and M.S. degrees in electronics engineering from National Chiao Tung University, Hsinchu, Taiwan, and the Ph.D. degree from the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley.

From 1997 to 2003, he was engaged in his doctoral and postdoctoral research on silicon-on-insulator (SOI) devices at University of California. He was also one of the major contributors to the unified BSIMSOI model, the first industrial standard

SOI MOSFET model for circuit design. Since August 2003, he has been with the Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, where he is currently an Associate Professor. His research interests include silicon-based nanoelectronics, modeling and design for advanced CMOS devices, and device/circuit interactions in nanoCMOS. He is the author or coauthor of more than 90 research papers in refereed journals and international conference proceedings.