Capacitance Characteristics Improvement and Power Enhancement for RF LDMOS Transistors Using Annular Layout Structure

Chia-Sung Chiu, Member, IEEE, Kun-Ming Chen, Member, IEEE, Guo-Wei Huang, Member, IEEE, Ming-I. Chen, Yu-Chi Yang, and Kai-Li Wang

Abstract—This paper presents an annular-structure lateral-diffused metal—oxide—semiconductor (LDMOS) RF transistor using a 0.5-μm LDMOS process. This paper also examines the dc, small-signal, and large-signal characteristics of RF LDMOS transistors with different closed structures. In particular, the problem of evaluating the LDMOS aspect ratio for annular structure is addressed. The capacitance characteristics improvement in the LDMOS device design using the annular structure was also investigated. The power gain and efficiency of annular structure give nearly 5% enhancement compared to the traditional structure with 80-μm gatewidth at 1.9 GHz. Results show that the annular structure appears to be a better layout design for RF LDMOS transistors.

Index Terms—Annular structure, lateral-diffused metal-oxide-semiconductor (LDMOS) transistor, power, power-added efficiency (PAE), X-parameters.

I. INTRODUCTION

ILICON lateral-diffused metal-oxide-semiconductor (LDMOS) transistors have been of great interest due to their applications in RF amplifiers in wireless communication systems or base-stations [1]. LDMOS transistors provide several advantages, including high efficiency, low cost, and good linearity capability on silicon substrates. Scaling down the gate length or the drift length of LDMOS transistors improves their performance by producing lower on-resistance and higher transconductance. However, these scaling approaches may limit high-voltage endurance during power-amplifying operations.

In addition to scaling down the device or changing device processes, researchers have studied several transistor layout styles in their search for the best device performance [2]. These designs must deal with the tradeoff between layout area and reduced parasitic. The results presented in this study show that closed transistors offer many promising characteristics. The

Manuscript received July 09, 2010; revised December 03, 2010; accepted December 13, 2010. Date of publication January 28, 2011; date of current version March 16, 2011. This work was supported in part by the National Science Council of Taiwan

C.-S. Chiu and K.-M. Chen are with National Nano Device Laboratories, Hsinchu 300, Taiwan (e-mail: cschiu@ndl.narl.org.tw).

G.-W. Huang is with National Nano Device Laboratories, Hsinchu 300, Taiwan, and also with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300 Taiwan

M.-I. Chen, Y.-C. Yang, and K.-L. Wang are with the United Microelectronics Corporation, Hsinchu 300 Taiwan.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TMTT.2010.2103215

most widely used closed topology is the square-structure transistor. However, square-structure corners contribute very little to the current drive, but significantly increase the gate input capacitance [3]. If the applied voltage is high with respect to the channel length, the electric field in the corners could break the device. In this case, a circle-type layout, called an annular structure in this paper, would be the optimum layout type for ensuring the most uniform current flow. However, some works are only published in a square shape or polygonal shape due to foundry process restrictions [4], [5]. Besides, this study also performs the capacitance analysis. Due to the capacitance influence of the input and output of enclosed devices, which are significant in dynamic operation and have an impact on device high-frequency performance, many studies have been published on the capacitance characterization and modeling of LDMOS transistors [6]–[8]. In this study, for the first time, the power performance and linearity are also compared between the annular structure and square structure.

This paper analyzes a dc, small-signal, and power performance for a 1.9-GHz annular-structure LDMOS. Section II describes the layout design and fabrication. Section III estimates the effective width and capacitance performance for annular-and square-structure transistors. Section IV describes the power performance and characteristics of an RF LDMOS, as well as the nonlinear characteristics using X-parameters. Finally, conclusions are given in Section V.

II. DEVICE DESIGN AND FABRICATION

In this study, the annular-structure RF LDMOS transistors were fabricated using a 0.5- μ m LDMOS process. The standard LDMOS layout consists of a source and a drain separated by a channel of width W and length L. An annular-structure LDMOS consists of a transistor with the source diffusion in the middle, encircled by the gate channel and the drain diffusion to achieve a lower ON-resistance [9]. The channel width for annular structure is the length of the curve lying at midchannel.

Fig. 1 shows a die photograph. This photograph depicts the annular-structure RF LDMOS with total 400- μ m width length (ten cells and 40 μ m per cell). The cell layouts of an annular-structure and square-structure LDMOS transistor were shown in Fig. 2. Fig. 3 illustrates the schematic cross section of this device. The drain region was extended under the field oxide (FOX), consisting of a lightly doped N-well drift region and an N region with higher doses for on-resistance control. This




Fig. 1. Annular-structure RF LDMOS with total 400-μm width length (ten cells and 40 μ m per cell).




Fig. 2. Layout structure of a LDMOS transistor cell. (a) Square structure. (b) Annular structure.




Fig. 3. Schematic cross section of the LDMOS transistor.

design ties the source region and the p-body together to eliminate extra surface bond wires, reduce the source inductance, and improve the RF performance in a power amplifier [10]. This study optimizes the LDMOS transistor layout for high-frequency performance with a ground-signal-ground (GSG) structure adapted for on-wafer measurement.

III. DC AND CAPACITANCE PERFORMANCE

A. Effective Width

The initial problem in an annular-structure LDMOS is the definition of the aspect ratio W/L, which is not as complicated as in standard devices. However, defining the width (W) of the annular structure is less straightforward. For example, the width (W) can either be the length of the curve lying at midchannel or the drain/source diffusion perimeter.

This study extracts the experimental W/L values by comparing the $I_D - V_{GS}$ characteristics of an annular-structure transistor and a standard transistor with the same L. The SPICE




Fig. 4. (a) Output and (b) subthreshold characteristics of LDMOS transistors for different layout structures.

model can be used to extract W/L from the ratio of transconductances g_m as follows [11]:

$$g_{m} = \frac{\partial I_{D}}{\partial V_{\rm GS}} = \left(\frac{W}{L}\right)_{\rm eff} \mu C_{\rm ox} V_{\rm DS} (1 + \lambda V_{\rm DS}) \quad (1)$$

$$\left(\frac{W}{L}\right)_{\rm eff}^{\rm closed} = \left(\frac{W}{L}\right)_{\rm eff}^{\rm std} \frac{g_{m}^{\rm closed}}{g_{m}^{\rm std}} \quad (2)$$

$$\left(\frac{W}{L}\right)_{\text{eff}}^{\text{closed}} = \left(\frac{W}{L}\right)_{\text{eff}}^{\text{std}} \frac{g_m^{\text{closed}}}{g_m^{\text{std}}} \tag{2}$$

where superscripts std and closed refer to the square structure and annular structure, respectively. As the effective aspect ratio of the square structure was known, the aspect ratio of the annular structure can be determined.

Fig. 4 shows the I-V characteristics of an LDMOS under static conditions. The actual schematic layout of the annularstructure LDMOS transistor was shown in Fig. 5. The dc characterization of the device-under-test (DUT) was performed using an Agilent semiconductor parameter (4156C) analyzer. In the saturation region, the annular structure shows a higher drain current and transconductance than the square structure. These are attributable to the larger equivalent W/L and smaller drain parasitic resistance. The effective annular-structure width is 83.2 $\mu \mathrm{m}$ compared with the square structure (two cells, the total W = $80 \mu m$). These results show that the annular structure has better dc performance than the square structure.




Fig. 5. Simplified layout for test structure of annular-structure LDMOS transistor with 80- μ m channel width (two cells).




Fig. 6. Extracted $C_{\rm GS}+C_{\rm GB}$ and $C_{\rm GD}$ versus gate voltage with different drain biases for square-structure LDMOS transistor.

B. Capacitance Characteristics

This section extracts the gate-to-source/body capacitance $(C_{\rm GS} + C_{\rm GB})$ and gate-to-drain $(C_{\rm GD})$ capacitance from the de-embedded S-parameters in the low-frequency range [12], [13]. Figs. 6 and 7 show the extracted $C_{GS} + C_{GB}$ and C_{GD} of RF square-structure and annular-structure LDMOS transistors at room temperature. At $V_{\rm DS}=1$ V, both square and annular structures have similar curve traces because they share the same physical mechanism. In terms of the lateral nonuniform doped channel in the LDMOS, the drain end will be inverted prior to the source end, resulting in a peak in $C_{\rm GD}$. As the drain voltage $V_{\rm DS}$ exceeds 5 V, $C_{\rm GS}+C_{\rm GB}$ and $C_{\rm GD}$ all start to reveal distinct peaks. This is because the inversion charges are injected to the depleted area of the drift. Therefore, C_{GD} and $C_{GS} + C_{GB}$ increase with increasing V_G , and $C_{GS} + C_{GB}$ increases suddenly over the flat of the inversion area to reach the maximum at the onset of quasi-saturation [14]. The reason for this phenomenon is that a higher V_D leads to a higher V_G at the onset of quasi-saturation, and thus the peaks shift to a higher V_G . Besides, the capacitance improvement is approximately 3% in the accumulation region at $V_G = -5$ V and $V_{\rm DS} = 1$ V, which was resulted from current drive of the annular structure.

However, for the square structure, Fig. 6 shows a second peak in $C_{\rm GS}+C_{\rm GB}$ and $C_{\rm GD}$ at $V_{\rm DS}=10$ V. This abnormal peak generated from the square structure will be hard to be predicted




Fig. 7. Extracted $C_{\rm GS}+C_{\rm GB}$ and $C_{\rm GD}$ versus gate voltage with different drain biases for annular-structure LDMOS transistor.




Fig. 8. Schematic view of layout structure and current distribution in RF LDMOS. (a) Square structure. (b) Annular structure.

and increase modeling complexity. Fig. 8 shows a uniform current distribution across the region from drain to source in annular structures. From this figure, it is a reason that the uniform current distribution results in the second peak appeared in square structure. Since the corners of the drift of the square structure show a lower current density than the edges, the square-structure device must provide higher gate voltage to go into quasi-saturation. In other words, besides the first peak results from the edges of the square structure, which went into the quasi-saturation region in advance, the second peak appears when the corners start to go into quasi-saturation at V_G is 6.5 V when $V_{\rm DS}=10$ V.

IV. SMALL-SIGNAL AND POWER PERFORMANCE

A. Small-Signal Performance

To characterize the high-frequency performance and determine the maximum cutoff frequency (f_T) and maximum oscillation frequency $(f_{\rm max})$ of the annular-structure LDMOS transistor, this study measures S-parameters on wafer from 0.1 to 20 GHz using an Agilent performance network analyzer (E8361C). In these measurements, parasitics pad capacitances were de-embedded using an OPEN dummy pad structure. Fig. 9 shows the high-frequency characteristics of an LDMOS with an annular structure analyzed from S-parameters at different gate bias. The cutoff frequency and maximum oscillation frequency are the frequency where the current gain was 0 dB and the frequency where the MSG was 0 dB, respectively. At $V_G = 2.5 \, {\rm V}$




Fig. 9. Dependence of $|h_{21}|$ and MSG/MAG on frequency obtained from S-parameter measurements ($Vd=20~{\rm V}$ and Vg=1.5, 2.5, and $3.5~{\rm V}$).





Fig. 10. Output power and efficiency versus input power at 1.9 GHz, $V_D=20\,$ V, and $V_G=2.5\,$ V with different layout structure ($W=80\,\mu\mathrm{m}$).



B. Large-Signal Performance and Characterization

This study measured power performance using a load-pull system consisting of HP85122A and ATN LP1 at the cascade probe station with the probe calibrated using a standard calibration substrate. Input and output impedance matching conditions were selected to yield optimum power gain and power-added efficiency (PAE). Fig. 10 shows the transducer power gain and efficiency of different layout structures, taken at $W=80~\mu\mathrm{m}$. In the case of the load–pull measurement, the operating frequency was 1.9 GHz and the source and load impedances were biased at $V_D=20~\mathrm{V}$ and $V_G=2.5~\mathrm{V}$, which are maximum cutoff frequency values. Fig. 10 indicates a power gain of over 12 dB and an input power 7 dBm at the 1-dB compression point. The PAE at this point is over 20%. Fig. 10 also shows that the annular structure had higher power gain and efficiency than the square structure. The gain and PAE of the annular structure is higher than the square structure by almost 5%. This result might be attributed to the larger equivalent transconductance of the annular structure. The transducer power gain and efficiency of different




Fig. 11. Output power and efficiency versus input power at 1.9 GHz, $V_D=20\,$ V, and $V_G=2.5\,$ V with different layout structure ($W=400\,\mu{\rm m}$).




Fig. 12. Output power and IM3 power versus input power with different layout structure ($W=80~\mu{\rm m}$).

layout structures with 400- μ m gatewidth are shown in Fig. 11. The improvement of gain and PAE are around 11% and 23%, respectively. The linearity of RF LDMOS device is also analyzed in this study. The comparison between the annular structure and square structure is shown in Fig. 12. In this figure, third-order intermodulation intercept point (IIP3) and output third-order intercept point (OIP3) of the annular structure are similar to the linearity performance of square structure. This results show that the variety of LDMOS layouts has a much smaller influence on linearity performances.

This study used an Agilent nonlinear vector network analyzer capable of nonlinear calibration and measurements to extract the nonlinear model formed by X-parameters as simulation results [15], [16]. This system also includes high-gamma tuners and an interface for other instruments to automatically control X-parameters characterization and extraction. Fig. 13 shows that the X-parameters accurately predict the measured transducer power gain and the third-order intermodulation (IM3) with the load impedance far from 50 Ω . Using a standard nonlinear analysis tool in Agilent Design System (ADS), the measured DUT X-parameters can be immediately used to simulate nonlinear figures of merit such as gain $P_{1 \text{ dB}}$, IP_{3} and other nonlinear performance [17]. The simulation results




Fig. 13. Measured and simulated results of the intermodulation distortion for 1.9 GHz with a tone spacing of 1 MHz and $V_D=20\,$ V, and $V_G=2.5\,$ V. The total width length of the annular-structure LDMOS transistors is $80\,\mu\,\mathrm{m}$.

agree well with the nonlinear behavior of the annular-structure LDMOS transistor with $80-\mu m$ width length at 1.9 GHz.

V. CONCLUSION

Two types of layout structures of RF LDMOS transistors for dc, capacitance, and power characteristics were investigated. The annular-structure LDMOS transistor had a better performance than the square structure without changing the process flow. The higher drain current and g_m in the annular-structure LDMOS was due to less corner effect compared with the square structure. Besides, by using the annular structure, it is possible to improve the capacitance characteristics of the RF LDMOS transistor. Due to the larger equivalent transconductance of the annular structure, the power gain and PAE of the annular structure is higher than the square structure by at least 5%. Moreover, this study also shows linearity performance of the RF LDMOS transistor does not degrade with the variety of LDMOS transistor layouts. The nonlinear behavior of annular-structure LDMOS transistors using X-parameters also presented in this study. The linearity can be predicted using this model without any optimization and curve fitting. According to the capacitance extraction results and power performances, the annular structure is superior to the square structure in the layout type of the LDMOS transistor.

ACKNOWLEDGMENT

The authors thank the staff of the United Microelectronics Corporation (UMC), Hsinchu, Taiwan, and C.-Y. Kao, National Chiao Tung University (NCTU), Hsinchu, Taiwan, for the device manufacturing and ac measurement, respectively. The authors would also like to acknowledge K. Liao and S. Hsu, both with Agilent Technologies, Zhongli, Taiwan, for their support.

REFERENCES

[1] F. van Rijs and S. J. C. H. Theeuwen, "Efficiency improvement of LDMOS transistors for base stations: Towards the theoretical limit," in *Int. Electron. Devices Meeting Tech. Dig.*, Dec. 2006, pp. 11–13.

- [2] P. Lopez, M. Oberst, H. Neubauer, and J. Hauer, "Performance analysis of high-speed MOS transistors with different layout styles," in *Proc. Int. Circuits Syst. Conf.*, May 2005, pp. 3688–3691.
- [3] B. Razavi, K. F. Lee, and R. H. Yan, "Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS," *IEEE J. Solid-State Circuits*, vol. 30, no. 2, pp. 101–109, Feb. 1995.
- [4] A. Van den Bosch, M. S. J. Steyaert, and W. Sansen, "A high-density, matched hexagonal transistor structure in standard CMOS technology for high speed applications," *IEEE Trans. Semiconduct. Manuf.*, vol. 14, no. 2, pp. 167–172, May 2000.
- [5] X. Zhang, S. Lam, P. K. Ko, and M. Chan, "High-speed mixed signal and RF circuit design with compact waffle MOSFET," in *IEEE Electron Devices Meeting*, 2002, pp. 103–106.
- [6] K. Narasimhulu, M. P. Desai, S. G. Narendra, and V. R. Rao, "The effect of LAC doping on deep submicrometer transistor capacitances and its influence on device RF performance," *IEEE Trans. Electron Devices*, vol. 51, no. 9, pp. 1416–1423, Sep. 2004.
- [7] R. Valtonen, J. Olsson, and P. De Wolf, "Channel length extraction for DMOS transistors using capacitance–voltage measurements," *IEEE Trans. Electron Devices*, vol. 48, no. 7, pp. 1454–1459, Jul. 2001.
- [8] Y. S. Chauhan, F. Krummenacher, C. Anghel, R. Gillon, B. Bakeroot, M. Declercq, and A. M. Ionescu, "Analysis and modeling of lateral non-uniform doping in high-voltage MOSFETs," in *Int. Electron. De*vices Meeting Tech. Dig., Dec. 2006, pp. 1–4.
- [9] H. H. Hu, K. M. Chen, G. W. Huang, C. Y. Chang, Y. C. Lu, Y. C. Yang, and E. Cheng, "Characterization of RF lateral-diffused metal-oxide-semiconductor field-effect transistors with different layout structures," *Jpn. J. Appl. Phys.*, vol. 46, no. 4b, pp. 2032–2036, Apr. 24, 2007.
- [10] F. M. Rotella, G. Ma, Z. Yu, and R. W. Dutton, "Modeling, analysis, and design of RF LDMOS devices using harmonic-balance device simulation," *IEEE Trans. Microw. Theory Tech.*, vol. 48, no. 6, pp. 991–999, Jun. 2000.
- [11] A. Giraldo, A. Paccagnella, and A. Minzoni, "Aspect ratio calculation in n-channel MOSFETs with a gate-enclosed layout," *Solid State Elec*tron., vol. 44, no. 6, pp. 981–989, Jun. 1, 2000.
- [12] H. H. Hu, K. M. Chen, G. W. Huang, M. Y. Chen, E. Cheng, Y. C. Yang, and C. Y. Chang, "Temperature-dependent capacitance characteristics of RF LDMOS transistors with different layout structures," *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 784–787, Jul. 2008.
- [13] J. Jang, O. Tomblad, T. Amborg, Q. Chen, K. Banerjee, Z. Yu, and R. W. Dutton, "RF LDMOS characterization and its compact modeling," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Phoenix, AZ, 2001, pp. 967–970.
- [14] C. M. Liu and J. B. Kuo, "Quasi-saturation capacitance behavior of a DMOS device," *IEEE Trans. Electron Devices*, vol. 44, no. 7, pp. 1117–1123, Jul. 1997.
- [15] J. Verspecht and D. E. Root, "Polyharmonic distortion modeling," IEEE MTT-S Int. Microw. Symp. Dig., vol. 7, no. 3, pp. 44–57, Jun. 2006
- [16] D. E. Root, J. Verspecht, D. Sharrit, J. Wood, and A. Cognata, "Broadband poly-harmonic distortion (PHD) behavioral models from fast automated simulations and large-signal vectorial network measurements," *IEEE Trans. Microw. Theory Tech.*, vol. 53, no. 11, pp. 3656–3664, Nov. 2005.
- [17] C. S. Chiu, K. M. Chen, G. W. Huang, C. H. Hsiao, K. H. Liao, W. L. Chen, S. C. Wang, M. Y. Chen, Y. C. Yang, K. L. Wang, and L. K. Wu, "Characterization of annular-structure RF LDMOS transistors using polyharmonic distortion model," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Boston, MA, 2009, pp. 977–980.



Chia-Sung Chiu (S'08–M'09) was born in Taipei, Taiwan, in 1978. He received the M.S. degree in electronics engineering from Chung-Yuan Christian University, Chun-Li, Taiwan, in 2002, and the Ph.D. degree in communication engineering from National Chiao Tung University, Hsinchu, Taiwan, in 2009, respectively.

In 2003, he joined National Nano Device Laboratories (NDL), Hsinchu, Taiwan, where he is currently an Associate Researcher. He has been engaged in research on microwave device characterization, surface

acoustic wave sensor design, and RF/millimeter-wave measurement techniques.



Kun-Ming Chen (A'01–M'01) received the M.S. and Ph.D. degrees in electronics engineering from National Chiao Tung University, Hsinchu, Taiwan, in 1996 and 2000, respectively.

In 2000, he joined National Nano Device Laboratories, Hsinchu, Taiwan, as an Associate Researcher, and became a Researcher in 2007. He has been engaged in research on microwave device processes and characterization.



Ming-I. Chen received the B.S. degree in physical engineering from National Central University, Taoyuan, Taiwan, in 1991, and the M.S. degree in electrical-physics engineering from National Chiao-Tung University, Hsinchu, Taiwan, in 1993.

He is currently with the United Microelectronics Corporation (UMC), Hsinchu, Taiwan. His research interests are high-voltage (HV) and bipolar/CMOS/DMOS (BCD) process and device development for power management integrated circuits (PMICs).



Guo-Wei Huang (S'94–M'97) was born in Taipei, Taiwan, in 1969. He received the B.S. and Ph.D. degrees in electronics engineering from National Chiao Tung University, Hsinchu, Taiwan, in 1991 and 1997, respectively.

In 1997, he joined National Nano Device Laboratories (NDL), Hsinchu, Taiwan, where he is currently a Researcher and Manager of the High-Frequency Technology Division. Since August 2008, he has been an Adjunct Associate Professor with the Department of Electronics Engineering, National Chiao

Tung University. His current research interests focus on characterization and modeling techniques of high-frequency devices and characterization and verification of RF integrated circuits (RFICs)/monolithic microwave integrated circuits (MMICs).



Yu-Chi Yang received the B.S. degree in electrical-physics from National Chiao-Tung University, Hsinchu, Taiwan, in 1990, and the M.S. degree in electrical-physics engineering from National Chiao-Tung University, Hsinchu, Taiwan, in 1992.

He is currently with the United Microelectronics Corporation (UMC), Hsinchu, Taiwan. His research interests are high-voltage (HV) process and device development for power management integrated circuits (PMICs).



Kai-Li Wang received the B.S. degree in physics from National Central University, Taoyuan, Taiwan, in 1998, and the M.S. degree in electronics engineering from National Chiao-Tung University, Hsinchu, Taiwan, in 2004.

He is currently with the United Microelectronics Corporation (UMC), Hsinchu, Taiwan. His research concentrates on the modeling of high-voltage devices.