

行政院國家科學委員會專題研究計畫 期中進度報告

矽奈米場效電晶體及氧化層奈米線：理論,實驗,及應用潛力(2/3)

計畫類別：個別型計畫

計畫編號：NSC92-2215-E-009-021-

執行期間：92年08月01日至93年07月31日

執行單位：國立交通大學電子工程研究所

計畫主持人：陳明哲

計畫參與人員：呂明霽,周益欽,李亨元

報告類型：精簡報告

處理方式：本計畫可公開查詢

中 華 民 國 93 年 5 月 31 日

行政院國家科學委員會專題研究計畫期中報告

矽奈米場效電晶體及氧化層奈米線：理論、實驗及應用潛力(2/3)

Si NanoFET and Oxide Nanowire: Theory, Experiment, and Potential Applications (2/3)

執行期限: 92/08/01 ~ 93/07/31

計畫編號: NSC 92-2215-E-009-021-

主持人：陳明哲教授 國立交通大學電子工程學系

一、中文摘要

本計畫為期三年，探索奈米場效電晶體及氧化層奈米線之嶄新領域，在奈米場效電晶體部份，以最先進製程製作奈米場效電晶體元件，光罩開極長度範圍 250 nm~20 nm，氧化層厚度 5 nm~<1 nm。進行電性量測及低溫實驗。利用自行發展的量子力學模擬器與實驗比較以萃取重要物理參數。改進傳統通道反向散射理論之缺失，更新的版本能正確反映線性區完整特性，臨界電壓定義清楚無誤，以及低溫特性等。更新的通道反向散射理論將含有已萃取的二維電子氣或二維電洞氣密度等，並表達為通道長度，氧化層厚度，開電壓及汲極電壓之函數。也進行應用潛力之研究：(1) 萃取載子速度分布以具體闡明載子速度超越；(2) 預測開極長度縮小至極限時彈道傳輸限制並與文獻比較；(3) 預測長通道 (250 nm) 遷移率變化引至推動電流變化百分比 (可與矽鍺通道製程之測試數據比較)；(4) 表現與溫度無關之奈米場效元件；(5) 開發 Spice 電路模擬器專用的更新通道反向散射奈米場效電晶體模式；(6) 晶片電路實現包括低溫電路；以及 (7) 其它應用潛力之發掘。

在氧化層奈米線部分，將發展自動化奈米線產生控制程式，一旦氧化層奈米線形成，即進行電性量測 (低電壓的範圍)。也量測時域之電報雜訊，頻域之低頻雜訊特性，以及低溫下的實驗量測。利用量子點接觸理論模式與實驗比較，萃取相對應的參數。並發展出量子點接觸之電報雜訊版本，低頻雜訊版本以及低溫版本，也與實驗一一比較並萃取參數。亦進行應用潛力之研究：(1) 開發更為快速的奈米線產生設備或產生電路；(2) 因與矽的製程完

全相容，將包含其他傳統的矽元件以產生功能電路如負電阻，階梯狀特性等；(3) 利用所量測到的低溫參數設計奈米線低溫電路；(4) 在小面積下或在低溫下應能表現出類似單電子電晶體之特性；以及 (5) 其他應用潛力之發掘。

關鍵詞：矽，奈米，場效電晶體，氧化層，奈米線，散射，低溫，彈道傳輸，電報雜訊，低頻雜訊，量子點接觸，單電子電晶體。

英文摘要

This is a three-years project to explore new areas of nanoFET and oxide nanowire. In the nanoFET side, state-of-the-art process technologies are used for manufacturing nanoFETs with mask gate length ranging from 250 nm down to 20 nm and gate oxide thicknesses from 5 nm to less than 1 nm, then followed by I-V/C-V measurement as well as low temperature experiment. Our developed quantum mechanical I-V/C-V simulators are used to compare experimental data from which relevant physical parameters are extracted. Improved channel backscattering theory including two-dimensional electron or hole gas is expressed as a function of temperature, channel length, oxide thickness, gate voltage, and drain voltage. Also carried out are promising potentials: (1) extract carrier velocity profile in order to highlight velocity overshoot; (2) predict ballistic limit as channel length is reduced down to extremity along with literature comparison; (3) predict device drive current change due to mobility change (compare data from strained-Silicon or Si-Ge channel process); (4) implementation of

nanoFETs having less temperature dependencies ; (5) update SPICE models to account for improved channel backscattering in nanoFETs ; (6) realization of integrated circuits including low temperature circuits ; and (7) exploration of other applications.

In the oxide nanowire side , we will develop an automatic electrical control program for nanowire generation in gate oxide films. Once a nanowire is created therein , low-voltage I-V's are measured. Also performed are random telegraph signal in time domain , low frequency noise in frequency domain , and low temperature experiment. Quantum point contact model is used to compare data in order to extract physical parameters. We will develop out random telegraph signal version , low frequency noise version , and low temperature version of channel back scattering theory , as well as experimental comparison and parameter extraction. We also examine potential applications : (1) develop fast equipment or circuits for nanowire generation ; (2) owing to 100% compatibility with current silicon processes , combine other conventional silicon devices to constitute functional circuits with novel features like negative resistance and step-like current ; (3) apply low temperature data and parameters to design and realize low temperature circuits ; (4) under small area or low temperature conditions , expect nanoFETs to show behaviors of single electron transistors ; and (5) explore other applications.

Key Words : Silicon , nano , FET , oxide , MOS , nanowire , scatter , low temperature , random telegraph signal , low frequency noise , quantum point contact , single electron transistors

二、緣由與目的

1. 近年來隨著 Si MOSFET 元件的持續不斷縮小，其有效通道(channel)長度(等於mask gate length 光罩開極長度減去 Source/Drain overlap 長度)已經達到奈米級的尺寸，可與平均自由路徑(mean-free-path)相當甚至更小，在此情況下，傳統的載子遷移率(mobility)已無意義，因其在如此超短通道內遭遇極為微少的碰撞(collision)，故必得以量子力學即波(wave)的觀點去闡釋並處理相關問題。普渡大學的 Datta 教授與 Lundstrom 教授所提出的通道背向散射理論(Channel Backscattering Theory)特別突出，尤能處理像載子速度超越(Carrier Velocity Overshoot)，彈道傳輸限制(Ballistic Transport Limit)等爭議性

極高的問題，吸引全球目光。MIT 的 Antoniadis 教授利用通道背向散射理論在載子速度這議題上有傑出的表現，IBM 的 Yuan Taur 博士(現加大教授)在蒙地卡羅模擬及實驗上證明可與通道背向散射理論銜接。

至於通道背向散射理論應用潛力，本研究群堅信：

1. 目前電路模擬器 SPICE 所用之 Device Models 係基於載子之 Drift 及 Diffusion(也即 mobility)行為而來，不適用於奈米 FET 元件。因之能以波動處理通道傳輸特性之背向散射理論應可為奈米 FETs 元件特性模式之用以取代 SPICE 中元件 Drift-Diffusion 版本。
2. 波動或透納(Tunneling)行為基本上為量子傳輸應有與溫度無關的特性，因之奈米 FETs 元件表現出與溫度無關的特性應可期待。

通道背向散射理論亦牽涉到 Subbands 上二維電子氣(2DEG)或二維電洞氣(2DHG)的 Quantum Confinement 效應。本研究群這幾年已自行發展出量子力學(Quantum Mechanics) I-V/C-V 模擬器(已算入 2DEG 及 2DHG)，亦對波的入射及反射行為鑽研至深。而基於奈米 FET 元件日趨重要，相關的傳導機制必須釐清且應用潛力有待發掘及推廣，本實驗室基於在此領域有良好研究基礎，特別提出此一研究計畫。

本計畫亦探討閘極介電層 percolation 路徑(截面積約 1nm^2 ，長度約為介電層厚度)的奈米線 nanowire-like 行為，最近 Spain Sune 教授 group 提出 Quantum point contact 理論模式成功闡釋此 nanowire 行為。Percolation 路徑自身亦表現出 on-off switching 或 RTS(Random Telegraph Signal; 電報雜訊)現象，甚至閘極介電層內有二條 percolation 路徑或 nanowires，彼此之間產生詭異的 on-off switching 現象，Sune 教授亦認為 percolation 路徑的 nanowire 行為可為未來元件候選人之一，且有一大優勢：與現有 Silicon CMOS 製程完全相容，問題是該如何實現。本研究群這幾年在閘極氧化層 percolation 路徑的理論模式實驗已作出好的研究，我們並且觀察到 nanowire 在頻域的 Lorentzian noise(相當於時域的 RTS 現象)，並很清楚如何從電性上產生 percolation nanowire 且不致因隨後的大電流進入而產生的熱能造成鉅大的結構破壞。我們亦要研究 percolation nanowire 在低溫下的巨觀及微觀行為為特性，希冀能觀察到前人未見者並提供更多的設計參數。Percolation nanowire 的應用潛力也將具體地提出及製程實現。

三、研究方法與成果

1. We have successfully experimentally separate the channel backscattering

coefficients into two distinct components: Mean-free-path and KT layer width.

2. We have also extracted channel backscattering coefficients from the strained-silicon FETs.

3. We have established a self-consistent Schroedinger-Poisson solver accounting for strain properties.

4. We have for the first time observed anomalous behaviors of RTS in ultrathin gate oxide FETs and have successfully related to the quantum confinement effects via the self-consistent Schroedinger-Poisson solver.

四、結論與討論

世界首度：

1. Separation of channel backscattering coefficient into mean-free-path and KT layer width.

2. Extraction of channel backscattering coefficients in strained-silicon FETs

3. Observation of anomalous behaviors of RTS and successful links to the quantum confinement effects via the self-consistent Schroedinger-Poisson solver.

More importantly, we have established a self-consistent Schroedinger-Poisson solver accounting for strain properties in single-gate and double-gate FETs.

參考文獻：

1. M. J. Chen, H. T. Huang, Y. C. Chou, R. T. Chen, Y. T. Tseng, P. N. Chen, and C. H. Diaz, "Separation of channel backscattering coefficients in nanoscale MOSFETs," *IEEE Trans. Electron Devices*, to be accepted, 2004.

2. M. P. Lu and M. J. Chen, "Anomalous behaviors of random telegraph signals in ultra-thin gate oxide MOSFETs," submitted to *SSDM*, 2004.

Figures:




Fig.1 Fitting of experimental C-V




Fig.2 Extracted channel backscattering coefficients versus gate voltage.




Fig. 3 Extracted mean-free-path versus gate voltage.




Fig. 4 Extracted $K_B T$ layer width versus gate voltage




Fig. 5 Extracted conduction-band energy profile near the source




Fig. 6 Extracted channel backscattering coefficients for unstrained and strained silicon FETs




Fig. 7 Time records of RTS.




Fig. 8 Measured and simulated RTS magnitude.