



# 2.Abstract

As device density and performance continue to improve, low dielectric constant (k) materials are needed for interlevel dielectric (ILD) applications. In this study, the thermal characteristics and electromigration (EM) resistance of two dielectrics,  $SiLK^{TM}$  and  $SiO<sub>2</sub>$ , are investigated to evaluate the feasibility of low dielectric constant dielectric  $SiLK^{TM}$  for the intermetal dielectric applications. Lift-off patterning was employed to fabricate the Cu interconnect for EM test and Taguchi method was used in the experimental design to identify the key parameters for a successful lift-off. It was shown that the thermal impedance of the metal lines passivated with SiLK is 14% higher than that of metal lines passivated with  $SiO<sub>2</sub>$ . On the basis of thermal impedance and temperature rise of the interconnect, it was concluded that the major heat transfer path is via the underlayer dielectric to the Si substrate. The activation energy of EM for Cu passivated with SiLK is smaller and the EM lifetime is shorter than that of Cu passivated with  $SiO<sub>2</sub>$ . Possible mechanisms are discussed.

The dielectric anisotropy of polymers with low k is an important property to consider for developing ILD. The dielectric anisotropy of SiLK polymer was evaluated with two test structures, the metal-insulator-metal (MIM) parallel capacitor structure for the out-of-phase dielectric constant  $(k_1)$  and comb-and-serpentine interdigitated structure for the in-plane dielectric constant  $(k<sub>1</sub>)$ . A k<sub>⊥</sub> of 2.65 and a dielectric anisotropy of 3.85% was obtained for SiLK. However, SiLK exhibits larger leakage current as compared to amorphous  $SiO<sub>2</sub>$  films. The reliability issue on the integration of Cu-SiLK is discussed.

# Keywords: dielectric anisotropy, Cu, SiLK, Cu-low k integration, eletromigration, reliability

# 3.Introduction

As interconnect feature size decreases and clock frequency increases, interconnect RC time delay and current density increment become the major limitations on achieving high circuit speeds and reliability. Low dielectric constant materials are needed for interlevel dielectric (ILD) applications. Polymers, with low processing temperatures, ease of application, and good surface planarization, have attracted much attention in the application for ILD. However, polymer thin films are anisotropic due to the preferred chain orientation in the film plane and a  $\sim$ 21% difference between the in-plane dielectric constant and the out-of-plane dielectric constant was reported for a fluorinated polyimide (DuPont EPI-136M)[1,2]. The dielectric constant of the ILD materials is a critical parameter in controlling electrical performance, because it affects the propagation delay, crosstalk, and power dissipation of the integrated circuits. Hence, the dielectric anisotropy of low dielectric constant polymers is an important parameter in selecting ILD.

 SiLK(trademark of the Dow Chemical Company) is a low-molecular-weight aromatic thermosetting polymer. SiLK films are one of the most attractive interlayer dielectrics, because of their good surface planarization characteristics, low dielectric constant and high toughness [3,4]. In this study, the thermal characteristics of SiLK are investigated to evaluate the feasibility of SiLK for ILD applications. Besides, the electromigration in Cu with SiLK passivation was studied and the mechanism explored. In addition, the dielectric anisotropy of SiLK is investigated. In the application of low dielectric constant polymer as ILD material, it is advantageous in process integration to employ an inorganic liner such as  $SiO<sub>2</sub>$  or  $Si<sub>3</sub>N<sub>4</sub>$ . The introduction of liner helps in obtaining interconnect patterns with better resolution, enhancing the dielectric breakdown strength,…etc[5]. However, the liner may behave as a current leakage path. In this work, the leakage current between SiLK and inorganic liner  $SiO<sub>2</sub>$  is studied and the pros and cons of using  $SiLK$  as ILD material discussed.

## 4.Experimental Procedures

Four-inch diameter p-type (100) Si wafers with nominal resistivity of 1 to 10 Ω-cm were used as substrates. An interdigitated comb and serpentine test structure, as shown in Fig.1, was employed for lift-off and electromigration study. After standard RCA cleaning and spin-drying, 500nm thermal oxide was grown at  $950^{\circ}$  in a steam atmosphere. Then PECVD was employed to grow 50nm of  $Si<sub>3</sub>N<sub>4</sub>$  on top of thermal oxide. The parameters studied for the lift-off process include: baking of photoresist, thickness of metal, type of barrier, room temperature storage, oscillation intensity and oscillation time. Taguchi method was employed to design the lift-off experiments. Sixty-five samples are studied for each condition and an optical microscope was used to examine whether the process was successful, i.e., whether an integral test structure was obtained. The optimum process parameters were employed in the lift-off for preparing specimens for electromigration (EM) test.

 The adhesion strength of Cu to the underlayer dielectric was evaluated with a direct pull tester (SEBASTIAN FIVE, QUAD Group, U.S.A.). A stud was bonded perpendicularly to the coating surface with epoxy by holding it in contact through a spring mounting chip designed especially for the stud. The assembly was cured at 150

 for one hour. The stud were then put into the platen and gripped. The tester pulled the stud and samples down against the platen support ridge until the coating failed. The stress of adhesion,  $\sigma_a$ , is defined as  $\sigma_a = F/A$ . The area of A is circular section of the stud.

 Specimens for EM tests were 250nm Cu with a 30nm TaN barrier. The metal film was obtained with the optimized lift-off process. After pattern delineation, wafers were passivated with 650nm SiLK or 500nm  $SiO<sub>2</sub>$ . The  $SiO<sub>2</sub>$  films were deposited by the decomposition of tetraethyl orthosilicate with PECVD (Multichamber PECVD, STS-MULTIPLEX CLUSTER SYSTEM, England) at 250 and 100 mtorr. After contact hole opening, 1µm thick Al was deposited and patterned to form the contact pads. Finally, samples were annealed at 450°C for 1 hr in 100 Torr  $N_2$  purge furnace.

 Accelerated EM tests were carried out on a hot chuck of probe station. The stressing current density was  $2.8 \times 10^6$  A/cm<sup>2</sup> and the ambient temperature ranged from 225°C to 300°C in air for EM test.

Metal-Insulator-Metal(MIM) parallel-plate capacitors were prepared to measure the out-of-plane dielectric constant. A 30nm Ta barrier layer and a 600nm Cu film were sputtered sequentially onto the substrate to serve as the bottom electrode. SiLK films were then spin-coated, baked, and cured (90sec. at 150°C followed by 60sec. at 325 $\degree$ C followed by 30 min. at 400 $\degree$ C) to a thickness of ~650nm. Aluminum films were then deposited as the top electrode. The out-of-plane dielectric constant  $(k_1)$  was calculated using the following equation:

## $k_1 = Cd/\epsilon_0A$  (1)

where d is the thickness of the dielectric film, C the measured capacitance,  $\varepsilon_0$  is the permittivity of free space and A the area of the electrode. The amorphous  $SiO<sub>2</sub>$  films, deposited by the decomposition of tetraethyl orthosilicate, with 500 nm in thickness were deposited onto Cu electrode with PECVD (Multi-chamber PECVD, STS-MULTIPLEX CLUSTER SYSTEM, England) at 250 and 100mTorr. The dielectric constant of amorphous  $SiO<sub>2</sub>$  film was also measured with an MIM structure.

For the evaluation of in-plane dielectric constant  $(k_0)$  and interface leakage current, an interdigitated comb and serpentine structure, as shown in Fig.1 is employed. Fig.2 gives the flow chart for the preparation of specimens. A 500nm  $SiO<sub>2</sub>$  film was grown on the Si substrate. Conventional photolithography was used to obtain  $SiO<sub>2</sub>$  trenches (300 nm in depth) with the interdigitated pattern shown in Fig.1. Ta(~30nm) and Cu(~600nm) films were then sputtered sequentially to fill oxide trenches and vacuum annealled at 450 for 60min. Chemical mechanical polishing was then employed to obtain a smooth specimen with cross-section shown in Fig. 2(b). Some specimens were then coated with SiLK or  $SiO_2$ . The thickness of the coating is ~650nm. An additional photolithography was used to open bond pads for electrical testing. A C-V analyzer (model 590, Keithley, U.S.A) and a semiconductor parameter analyzer (HP4155B, Hewlett Packard Co., U.S.A) were employed to measure the capacitance and the leakage current, respectively.

# 5.Results and Discussion

Fig.3 shows the photograph of the patterned interdigitated structure. A summary of the lift-off test designed with Taguchi method is given in Table 1. Among the parameters studied, employment of barrier layer appears to be a key factor to ensure successful lift-off. Barrier layer enhances the adhesion strength of metal to the dielectric and helps in maintaining the pattern integrity during lift-off. The adhesion strength of Cu to  $SiO<sub>2</sub>$  increases from 9.8MPa to 37.5MPa when a barrier layer is inserted. On the basis of the yield data shown in Table 1, the optimum Cu lift-off conditions are: curing the photoresist at  $120^{\circ}$  for 3 min; a metal thickness of 200nm with 30nm TaN barrier layer, and the ultrasonic oscillation used to strip resist and lift off metal should be medium for an appropriate period of time (4hrs in this study).

The joule heating induced by power consumption will raise the temperature of interconnect and IC chips. The average temperature increase T in Cu interconnect due to joule heating is shown in Fig.4. The T of Cu passivated with SiLK (Cu-SiLK) is larger than that of Cu passivated with  $SiO<sub>2</sub>$  (Cu-SiO<sub>2</sub>) especially at higher current density. The temperature rise due to joule heating is determined by

# Serpentine comb2 Comb1 Serpentine

Fig.1 Test structure in this study.



(a)

# Air or SiLK or SiO<sub>2</sub>



Fig.2(a)Flow chart for the preparation of samples and (b)schematic diagram of the sample cross-section.



Fig.3 Photograph of the patterned interdigitated structure.

Test conditions	<b>Baking</b> $\circ$ of $\vert$	Metal	Barrier	25	Oscillation	Oscillation	Yield@
	photoresist	thickness	layer	storage	intensity##	time (hour)	(%)
Test run	$\#$	(nm)		(days)			
$\mathbf{1}$	$Y^*$	200	$N^{\ast\ast}$	$\boldsymbol{0}$	${\bf S}$	$\overline{2}$	$\boldsymbol{0}$
$\overline{2}$	Y	250	Ta	$\mathbf{2}$	M	$\overline{4}$	9
3	Y	300	TaN	$\boldsymbol{7}$	W	8	25
$\overline{4}$	$N^{**}$	200	$\mathbf N$	$\mathbf{2}$	M	$8\,$	$\boldsymbol{0}$
5	${\bf N}$	250	Ta	$\boldsymbol{7}$	W	$\overline{2}$	6
6	${\bf N}$	300	TaN	$\boldsymbol{0}$	${\bf S}$	$\overline{4}$	28
$\tau$	Y	200	Ta	$\boldsymbol{0}$	W	$\overline{4}$	9
$8\,$	Y	250	TaN	$\mathbf{2}$	S	$8\,$	51
9	$\mathbf Y$	300	${\bf N}$	$\boldsymbol{7}$	$\mathbf M$	$\overline{2}$	$\boldsymbol{0}$
10	Y	200	TaN	$\boldsymbol{7}$	$\mathbf M$	$\overline{4}$	66
11	Y	250	${\bf N}$	$\boldsymbol{0}$	W	$8\,$	$\boldsymbol{0}$
12	Y	300	Ta	$\mathbf{2}$	S	$\overline{2}$	3
13	$\mathbf N$	200	Ta	$\boldsymbol{7}$	${\bf S}$	8	3
14	$\mathbf N$	250	TaN	$\boldsymbol{0}$	$\mathbf M$	$\overline{2}$	38
15	$\mathbf N$	300	${\bf N}$	$\sqrt{2}$	$\ensuremath{\text{W}}$	$\overline{4}$	$\boldsymbol{0}$
16	${\bf N}$	200	TaN	$\mathbf{2}$	W	$\overline{2}$	51
17	${\bf N}$	250	${\bf N}$	$\overline{7}$	${\bf S}$	$\overline{4}$	$\boldsymbol{0}$
18	${\bf N}$	300	Ta	$\boldsymbol{0}$	$\bf M$	8	$\overline{0}$

Table 1 Summary of the lift-off test

# The photoresist used is TMHR iP-3650 from TOK Co., Japan, the baking is at 120 for 3 min, ## ultrasonic oscillation to lift the photoresist off. S: strong (~200Watt), M: medium (~170Watt), W: weak (~140Watt), \* y: with baking, \*\* N: without baking or barrier layer, @: sample size: 65

measuring the temperature coefficient of resistance (TCR)[6]:

$$
TCR(T) = \frac{R_1 - R_2}{R_T \times (T_1 - T_2)}
$$
\n(2)

where  $R_1$ ,  $R_2$ , and  $R_T$  are the resistance at temperatures  $T_1$ ,  $T_2$ , and T (T is normally taken as 20°C), respectively. Therefore, the average temperature rise in the interconnect is :

$$
\Delta T = T_1 - T_2 = \frac{R_1 - R_2}{TCR(T) \times R_T}
$$
\n(3)

The TCR's of Cu-SiO<sub>2</sub> and Cu-SiLK are  $3.22 \times 10^{-3}$ °C<sup>-1</sup> and  $3.21 \times 10^{-3}$ °C<sup>-1</sup>, respectively. The therml conductivity of SiLK  $(1.9x10^{-3}W/cm-C)$  is one eleventh of that of silicon dioxide  $(2.09x10^{-2}W/cm-C)$ [3]. The temperature rise induced by the joule heating is dissipated both through the underlayer insulator dielectric to the Si substrate that acts as a heat sink and through the overlayer passivation dielectric, as shown schematically in Fig.5.

The difference in T between Cu-SiLK and Cu-SiO<sub>2</sub> is not very significant. At a current density of  $3x10^6$  A/cm<sup>2</sup> T for Cu-SiLK and Cu-SiO<sub>2</sub> are  $3^{\circ}$ C and  $2^{\circ}$ C, respectively, as shown in Fig.4. This suggests that most heat dissipated through the underlayer dielectric to the Si heat sink (substrate), hence, although thermal conductivity of SiLK and  $SiO<sub>2</sub>$  differs by an order of magnitude, no much difference is observed between the temperature rise T of Cu passivated with SiLK and that of Cu passivated with  $SiO<sub>2</sub>$ . Previous work indicates that when using an underlayer dielectric with poor thermal conductivity, the joule heating could cause a huge temperature rise at interconnects and, hence, accelerates the electromigration damage and finally leads to the catastrophic interconnect failure as well as the thermal decomposition of the underlayer dielectric [7]. The thermal impedance,  $\theta_i$ , is defined by the expression [8]:

$$
T = P * \theta_j \tag{4}
$$

where P is the power input of the interconnect. The  $\theta_i$  of Cu-SiLK specimen is 1832

/W which is 14% higher than that of Cu-SiO<sub>2</sub> (1604 /W), as shown in Fig.6. As one compares the thermal impedances obtained in this study to those of a previous work which studied the effect of underlayer dielectric on the thermal characteristics of interconnect [7], it is concluded that the thermal conductivity of the underlayer dielectric plays a crucial role in heat dissipation because most heat dissipated through the underlayer dielectric to the Si substrate which has a larger thermal conductivity  $(6.28*10<sup>-1</sup>W/cm)$  as compared to the dielectric. In the previous work, polyimide and  $SiO<sub>2</sub>$  were used as underlayer dielectric. The thermal conductivity of  $SiO<sub>2</sub>$  is about twenty times of that of polyimide  $(1.05*10^{-3}$ W/cm ). The thermal impedance of Cu on  $SiO<sub>2</sub>$  and Cu on polyimide are 234 /W and 736 /W, respectively, as



Fig.4 The average temperature increments of Cu interconnect as a function of current density. Ambient temperature: 30 .

: Cu passivated with  $SiO<sub>2</sub>$ ,  $\therefore$  Cu passivated with SiLK



Fig.5 Schematic diagram for interconnect heat dissipation.



Fig.6 Temperature increment versus input power of Cu interconnects with  $SiO<sub>2</sub>$  or SiLK passivation.

compared to  $1604$  /W (Cu-SiO<sub>2</sub>) and  $1832$  /W (Cu-SiLK) in this study. Besides, a temperature raise ( T) of over than 600 was observed in the Cu on polyimide system and caused the decomposition of the polyimide underlayer. While in this study, the difference in T between Cu with different passivation layers is not as significant as that with different underlayers and the magnitude of  $T$  (i.e., 3) (Cu-SiLK) and 2 (Cu-  $SiO<sub>2</sub>$ ) is small. Hence, the thermal conductivity of passivation dielectric is not as crucial as that of underlayer dielectric in the respect of degradation induced by thermal stress.

The relative resistance  $R/R_0$  as a function of time at various temperatures is exhibited in Fig.7. The resistance increases more rapidly at higher soaking temperature. By defining a resistance change of 4.5% as the criterion of early stage failure, i.e, assuming the dimensions of the maximum voids are much less than the line width, the time rate change of electrical resistance dR/dt due to electromigration damage is thermally activated and can be expressed by the following empirical equation [9]:

$$
\frac{dR}{dt} \times \frac{1}{R_0} = AJ^n \exp[-\frac{Q}{kT}]
$$
\n(5)

where  $R_0$  is the initial resistance at a given temperature, A is a preexponential factor,  $J<sup>n</sup>$  is the electron current density raised to the n-th power, T is temperature and Q is the activation energy for EM. The activation energy can be obtained from the  $ln[(dR/dt)(1/R_0)$  versus 1/T plot shown in Fig.8. As can be seen from Figs.7 and 8, both the time to failure and activation energy for EM of Cu-SiLK are smaller than those of  $Cu-SiO<sub>2</sub>$ . There are several possible causes which result in shorter EM lifetime and smaller activation for EM of Cu-SILK as compared to Cu-  $SiO<sub>2</sub>$ . One is the smaller thermal conductivity of SiLK which causes a larger temperature gradient and accelerates the EM process.

 The residual stress of Cu film resulted from the thermal expansion mismatch between the copper and the passivation layer could also affect the EM process, the residual stress can be estimated as follows:

$$
E(\mathbf{p} - \mathbf{C}_u)(T - T_0) \tag{6}
$$

where E is the Young's modulus of Cu film( $11252\text{kg/mm}^2$ ),  $_{p}$  and  $_{Cu}$  are the coefficients of thermal expansion (CTE) of passivation layer and Cu, respectively.  $T_0$ is the annealing temperature (450°C), and T is testing temperature (225°C to 300°C). The CTE of Cu, SiLK, and SiO<sub>2</sub> are 16.5, 66, and 0.5ppm/°C, respectively [3,10]. Hence SiLK exerts a compressive stress of 83.54~125.32 kg/mm<sup>2</sup> (300°C~225°C), while  $\text{SiO}_2$  a tensile stress (27.01~40.51kg/mm<sup>2</sup>) (300°C~225°C). Previous works suggests that the presence of high compressive stress would enhance electromigration resistance [11,12]. However, in this study, samples passivated with SiLK (presumably



Fig.7 Relative resistance as a function of current stressing time at various temperatures of Cu passivated with (a)  $SiO<sub>2</sub>$  and (b) $SiLK$ . Current density:  $2.8x10^{6}$ A/cm<sup>2</sup>



Fig.8 ln[ $(dR/dt)(1/R_0)$ ] vs. 1/T and activation energy Q for Cu films passivated with  $SiO_2$  ( ) or SiLK ( ) during EM test. Current density:  $2.8 \times 10^6$ A/cm<sup>2</sup>.

under compression) have shorter lifetime than those passivated with  $SiO<sub>2</sub>$  (presumably under tension). Similar phenomenon was observed on Cu passivated with various polyimide films [13]. It is probably due to the viscoelastic behavior of polyimide and/or that at the testing temperature, the polymer flexes and relieves some of the stress present in a test line. Hence, the effect of the compressive stress on the EM resistance is not appreciable.

 Table 2 summarized the failure time and failure time ratio of Cu films stressed at  $2.8 \times 10^{6}$ A/cm<sup>2</sup> and various temperatures. The ratio of the failure time (t<sub>SiLK</sub>/t<sub>SiO2</sub>) between Cu passivated with SiLK ( $t_{SILK}$ ) and Cu passivated with  $SiO<sub>2</sub>(t_{SiO<sub>2</sub>})$  decreases as temperature increases. The atomic diffusivity D of copper for passivated samples can be expressed as follows [14,15]:

 $D=D_0 \exp(-Q/kt)=D_0 \exp[-(E_m+f\Omega)/kT]$  (7)

where f is the constrain force provided by passivation,  $\Omega$  is the atomic volume, and  $E_m$  is the activation energy for diffusion. The Young's modulus of  $SiO_2$  and  $SiLK$  are 72GPa and 2.45GPa, respectively[3]. The more rigid  $SiO<sub>2</sub>$  exerts a larger constrain force on the metallization and retards the diffusion of the metal atoms. Hence, the lifetime for  $SiO<sub>2</sub>$  passivated samples is longer than that of  $SiLK$  passivated ones. Besides, it is argued that at higher temperatures the polymer relaxes more, the constrain force decreases diffusion of Cu is faster, and consequently, the  $t_{SiLK}/ t_{SiO2}$ ratio decreases with the increase of temperature.

As described in the Experimental Procedure, the out-of-plane dielectric constant  $(k<sub>⊥</sub>)$  is measured with an MIM parallel-plate capacitor structure. The k<sub>⊥</sub> of SiLK and  $SiO<sub>2</sub>$  are 2.65 and 4.2, respectively. Interdigitated electrode structure, shown in Fig.1, has been used to determine the in-plane dielectric constant  $(k_{//})$  [1,2]. In order to characterize the dielectric properties of SiLK in a structure of its actual use, a multilayer test structure as fabricated as shown schematically in Fig.2. The capacitances between the metal line passivated with air (i.e., without passivation),  $SiO<sub>2</sub>$ , or  $SiLK$  are measured. The interdigitated metal line structure is used to amplify the capacitance between the metal lines, as shown in Fig.2(b). The length of the serpentine metal line is about  $400\mu$  m. The capacitance measured, C, includes the capacitance contributed by  $SiO_2$  (C<sub>bottom</sub> + C<sub>side</sub>) and the dielectric passivation (C<sub>top</sub>). As shown schematically in Fig.9(a), C equals to the sum of  $C_{top}$ ,  $C_{side}$  and  $C_{bottom}$ , where  $C_{side}$  is the line-to-line capacitance and  $C_{top}$  and  $C_{bottom}$  are the fringe capacitance. The capacitance of specimens passivated with air (i.e., unpassivated), SiO2, and SiLK are 0.0226 nF, 0.0369 nF, and 0.0302 nF, respectively. The accuracy of measurements is  $\pm 0.0001$ nF. The dielectric constant of air is ~1. Because SiO<sub>2</sub> is amorphous and without preferred orientation, the dielectric behavior of  $SiO<sub>2</sub>$  should be isotropic and the dielectric constant of  $SiO<sub>2</sub>$  is 4.2 which obtained from the MIM

Temperature(	$t_{SiO_2}(x10^5s)$	$t_{\text{SiLK}}^*(x10^5s)$	$t_{\text{SiLK}}/t_{\text{SiO}_2}$
225	5.59	4.18	0.75
250	3.10	2.09	0.67
275	1.58	1.05	0.66
300	0.54	0.29	0.54

Table 2. Failure time and failure time ratio of Cu films stressed at  $2.8 \times 10^6$ A/cm<sup>2</sup> and various temperatures

\*  $t_{SiO_2}$  and  $t_{SiLK}$  are time to failure for Cu films passivatived with  $SiO_2$  and  $SiLK$ , respectively.



Si substrate



Fig. 9 (a)Schematic diagram of the capacitance between metal lines and (b)Capacitance vs. dielectric constant plot for specimens with various passivations. The measured capacitance is C,  $C=C_{top}+C_{side}+C_{bottom}$ , and  $(C_{side}+C_{bottom})$  is constant, so the dielectric constant of SiLK can be obtained the C-k plot.

structure. Because  $(C_{bottom} + C_{side})$  are approximately constant for the three specimens, the dielectric constant of SiLK can be interpolatd from the C-k curve shown in Fig.9(b). The dielectric constant k thus obtained is 2.701 from SiLK. The  $k_{\perp}$  of SiLK is 2.65. The difference between the k<sub>⊥</sub> and the k obtained from C<sub>top</sub> of Fig.9(a) suggests that the dielectric behavior of SiLK is anisotropic. The capacitance  $C_{top}$ consists of relatively large fringe capacitance from the extension of electric fields around the metal lines. It is beyond the scope of this research to analyze the electric field distribution inside the dielectric layer of the capacitor  $C_{top}$  and to calculate the in-plane dielectric constant  $k/$  of SiLK on the basis of the gross dielectric constant k (2.701), the out-of-plane dielectric constant  $k_{\perp}$  (2.65) and the electric field. So it is assumed that the gross dielectric constant k is the average of  $k_{\perp}$  and  $k_{\parallel}$ . The  $k_{\parallel}$  thus obtained is 2.752.

 The dielectric anisotropy is attributed to the preferred chain orientation in the plane of the polymeric thin film, resulting in properties in the film thickness direction different from those in the film plane. Cho et.al reported that molecular structure affected the dielectric anisotropy of polymers. Rigid rod-like polymers, such as fluorinated polyimide, EPI-136M, have a strong propensity to align parallel to the substrate when solution cast due to a substrate confinement effect, while flexible chain polymers, such as fluorinated poly(aryl ethyl) (FLARE-1.51), have a smaller propensity to align parallel to the substrate and are more likely isotropic [1]. Table 3 summarizes the chemical structure and the dielectric constant of four low k polymers. Fig.10 exhibits the percent anisotropy ( $(k/ - k_1)/k_1 \times 100\%$ ) as a function of weight and/or length of the monomer. The anisotropy data shown in Table 3 and Fig.10 are derived from three separate studies with three different structures of multilayer test vehicles (references 1 and 2 and this work). Polymers with low monomer weight (<400 g/mole) exhibit small anisotropy, but no specific trend is observed between the anisotropy and weight of monomer, probably due to the experimental errors and/or structural differences. However, the anisotropy increases with further increase of monomer weight, the higher the weight of monomer, the larger the dielectric anisotropy, as can be observed from Table 3 and Fig.10. Factors that affect the evaluation of the in-plane dielectric constant and the anisotropy includes: measurement error  $\langle 0.5\%$  in this study), the assumption that the gross dielectric constant is the average of  $k/$  and  $k<sub>\perp</sub>$ , structure of the test vehicles, such as: aspect ratio between the electrode spacing and the dielectric thickness, the hierarchy of the various dielectric layers with respect to metallization, the dependence of the lateral capacitance on the thickness of the dielectric between metal trenches, etc.

A dielectric material reacts to an electrical field differently from a free space



ij  $\overline{\phantom{a}}$ Table 1 Ch

21



Fig.10 Percent anisotropy  $(k_{\ell} - k) / k \times 100\%$  as a function of (a) length of monomer and (b) weight of monomer of four low k polymers.

because it contains charge carriers that can be displaced (i.e., polarized), and charge displacements within the dielectric can neutralize a part of the applied field, and, consequently, increase the amount of charge stored. There are various possible mechanisms for polarization in a dielectric material, such as: electronic polarization, atomic polarization, molecular (orientation) polarization, and space charge polarization. The dielectric anisotropy of the polymer is resulted from the molecular polarization which has a relaxation time corresponding to the particular material system and, in general, can not follow the electric field when the applied frequency exceeds  $\sim 10^{10}$ Hz.

The leakage current between SiLK and  $SiO<sub>2</sub>$  is evaluated with the comb and serpentine interdigitated structure shown in Fig.1. The metal lines were coated with  $SiLK$  or  $SiO<sub>2</sub>$  as described in the experimental procedures. Fig.11 exhibits the comb current  $I_{\text{comb}}$  as a function of serpentine voltage  $V_{\text{erp}}$  for specimens with different coatings. It is obvious that the leakage currents of specimens with SiLK overlayer are larger than those of specimens with  $SiO<sub>2</sub>$  overlayer. There are various paths for current to flow, such as: through the interface of the overlayer and the underlayer, through the bulk of overlayer, and/or through the underlayer, as shown schematically in Fig.12(a). If the majority current flows through the bulk, the leakage current should be approximately inversely proportional to the length of the path, since the resistance is proportional to the length. As shown schematically in Fig.12(b),  $I_{\text{serp}}$  should be approximately twice of I<sub>comb2</sub>. However, if interface current flow dominates, then there is not apparent relation between leakage current and path length. To identify the major current leakage path, voltage was applied onto pad of comb1 , and currents were measured at pads of comb2 and serpentine. As observed in Fig.13, I<sub>serp</sub> is much larger than  $I_{\text{comb2}}$ , this suggests that the SiLK/SiO<sub>2</sub> interface is the major path for current leakage flow.

Table 4 gives a comparison between  $Cu-SiLK<sup>TM</sup>$  and  $Cu-SiO<sub>2</sub>$  systems. The low dielectric constant of SiLK renders it a good candidate as interlevel dielectric, however, the larger leakage current, higher thermal impedance and the poor electromigration resistance of Cu passivated with SiLK cast the reliability concerns for Cu-SiLK system.

## 6.Conclusions

The employment of barrier layer appears to be a key factor to ensure a successful lift-off for Cu interconnects, as the barrier enhances the adhesion strength of metal to the dielectric and helps in maintaining the pattern integrity during lift-off. The thermal impedance of Cu interconnects passivated with SiLK (Cu-SiLK) is about 14% higher



Fig.11  $I_{\rm comb}$  as a function of  $V_{\rm sep}$  for specimens coated with  $\rm SiO_2$  or  $\rm SiLK$ 



Fig.12 (a)Partial cross-section of the specimen and possible current leakage paths indicated by arrows. Current can flow through the overlayer (1,2), the interface between the overlayer and the underlayer (3,4), and the underlayer (5,6). That is  $I_{\text{serp}}=I_{(1)}+ I_{(3)}+ I_{(5)}$ , and  $I_{\text{comb2}} = I_{(2)} + I_{(4)} + I_{(6)}$ . (b) Equivalent circuit model when current flown through bulk layer is the major path. That is  $I_{\text{sep}} \times I_{(1)} + I_{(5)}$ , and  $I_{\text{comb2}} \times I_{(2)} + I_{(6)}$ . Ri represents the resistance to current flow via path i and is proportional to the length of the path. Because the distance between comb1 and comb2 is about twice that between comb1 and serpentine, so  $I_{(1)} \gg 2I_{(2)}$ ,  $I_{(5)} \gg 2I_{(6)}$ , and  $I_{\text{serp}} \gg 2I_{\text{comb2}}$ , if current flown through bulk is the major leakage path.



Fig.13 Leakage current  $I_{\text{serp}}$  and  $I_{\text{comb2}}$  as a function of  $V_{\text{comb1}}$  for specimens coated with SiLK.

		<b>SiLK</b>	SiO <sub>2</sub>	
Dielectric	$k_{\ell}$	2.752	4.2	
constant	$\mathbf k$ 2.65		4.2	
% dielectric anisotropy	$(k_{\text{II}} - k_{\text{II}})/k_{\text{II}} \times 100\%$	3.85	$\overline{0}$	
Dielectric leakage current	$I_{\rm comb}$ at $V_{\rm sep}=6V$ , (pA)(Fig.11)	568	112	
For reliability issues[16]		Cu-passivated with SiLK	Cu-passivated with $SiO2$	
	Thermal impedance of Cu, °C/W		1604	
Electromigration	225	$4.2 \times 10^5$ s	$5.6 \times 10^5$ s	
(EM) lifetime of Cu interconnects	250	$2.1 \times 10^5$ s	$3.1 \times 10^5$ s	
at $2.8 \times 10^6$ A/cm <sup>2</sup>	300	$2.9\times10^4$ s	$5.4 \times 10^4$ s	
Activation energy Q for EM of $Cu$ (eV.)		0.71	0.89	
Predicted EM lifetime* of Cu	100	$6.49\times10^{7}$ s	$8.51\times10^{8}$ s	
interconnect at $2.8 \times 10^6$ A/cm <sup>2</sup>	25	$1.69\times10^{10}$ s	$9.04 \times 10^{11}$ s	

Table 4. Dielectric properties of SiLK and  $SiO<sub>2</sub>$  as well as reliability issues [16] for Cu-SiLK and Cu-SiO<sub>2</sub> system.

\* The predicted EM lifetime is calculated on the basis of Ahhrenius

equation: 
$$
\frac{t_{T_1}}{t_{T_2}} = \exp(\frac{Q}{kT_1} - \frac{Q}{kT_2})
$$

than that of Cu passivated with  $SiO<sub>2</sub>$  (Cu-  $SiO<sub>2</sub>$ ). Besides, the difference in joule heating induced temperature increase  $T$  between Cu-SiLK and Cu-SiO<sub>2</sub> is not significant. This suggests that most heat dissipated through the underlayer dielectric to Si substrate which acts as a heat sink. Hence, the thermal conductivity of passivation dielectric is not as critical as that of underlayer dielectric in the respect of thermal stress induced degradation. The electromigration resistance and lifetime of SiLK passivated Cu is poorer than those of  $SiO<sub>2</sub>$  passivated one. This is attributed to the small thermal conductivity and low rigidity of SiLK dielectric.

The dielectric anisotropy of SiLK films is studied. The out-of-plane dielectric constant  $(k_1)$ , measured with an MIM structure, is 2.65. The in-plane dielectric constant  $(k_{\ell})$  was evaluated with a comb and serpentine interdigitated structure and an assumption of equal contribution of  $k_{\perp}$  and  $k_{\parallel}$  to the gross dielectric constant. The  $k_{\parallel}$ obtained is 2.752. The dielectric anisotropy of SiLK, ~3.85% is attributed to the molecular polarization and should fade away at high frequencies ( $>10^{10}$ Hz). The low dielectric constant renders SiLK a good candidate to replace  $SiO<sub>2</sub>$  for interlevel dielectric. However, Cu passivated with SiLK exhibits larger leakage current, higher thermal impedance, and shorter electromigration lifetime than that passivated with SiO2. Hence, there is a reliability concern for the integration of Cu-SiLK system.

7.成果自評

## $92 \quad 5 \quad 26$

(Electromigration

and Integration Aspects for Copper-Si $LK^{TM}$  System, Journal of Electronic Materials,  $33(2004)796$  (Dielectric Anisotropy in the Integration of  $Cu-SiLK^{TM}$  System)

# 8.參考文獻

- 1.T.H.Cho, J.K.Lee, P.S.Ho, E.T.Ryan, and J.G.Pellerin, J.Vac. Sci. Tecnol., B18(2000)208.
- 2.A. Deutsch, M. Swaminathan , M.-H.Ree, C.Surovic, G.Arjavalingam, K.Prasad, D.C.McHerron, M.McAllister, G.V.Kopcsay, A.P.Giri, E.Perfecto, and G.E.White, Proceedings, the Topical Meeting on Electrical Performance of Electronic Packaging, Monterey, California, pp.151-154, 1993
- 3.S.J.Martin, J.P.Godschalx, M.E.Mills, E.O.Shaffer , and P.H.Townsend, Adv. Mater., 23(2000)1769.
- 4.O.Demolliens, P.Berruyer, Y.Morand, C.Tabone, A.Roman, M.Cochet, M.Assous,

H.Feldis, R.Blanc, E.Tabouret, D.Louis, C.Arvet, E.Lajoinie, Y.Gobil, G.Passemard, F.Jourdan, M.Moussavi, M.Cordeau, T.Morel, T.Mourier, L.Ulmer, E. Sicurani, F.Tardif, A.Beverina, Y.Trouillet, and D.Renaud, Proceeding, International Interconnect Technology Conference, p.198, 1999.

- 5.J.D.Plummer, M.Deal, and P.B.Griffin, "Silicon VLSI Technology: Fundamentals, Practice and Modeling", Prentice Hall, p.58, 2000.
- 6.H.Shafft and J.A.Lechner, "Statistics for Electromigration Test", IRPS, pp.192-202, 1988.
- 7.Y.L.Chin, and B.S.Chiou, Jpn. J. Appl. Phys., (in press).
- 8.K.Banerjee, A.Amerasekera, G.Dixit and C.Hu, Proc. IEDM, pp.65-68, 1996.
- 9.C.K.Hu, B.Luther, F.B.Kaufman, J.Hummel, C.Uzoh, and D.J.Rerson, Thin Solid Films, 262(1995)84.
- 10.S.P.Murarka: Metallization Theory and Practice for VLSI and ULSI (Butterworth-Heinemann, New York, 1993) p.69.
- 11.J.R.Lloyd, Thin Solid Films, 91(1982)175.
- 12.J.R.Lloyd, and P.M.Smith, J. Vac. Sci. Tech., A1(1983)455.
- 13.J.S.Jiang, and B.S.Chiou, Intl. J. Microcircuits and Electronic Packaging, 22(1999)395.
- 14.I.A.Blech, J.Appl. Phys., 47(1976)1203.
- 15.J.R.Lloyd, Mater. Res. Symp. Proc., 428(1996)3.
- 16.H.S.Tseng, B.S.Chiou, W.F.Wu, and C.C.Ho, "Electromigration and Integration Aspects for Copper-SiLK<sup>TM</sup> Syetems", J.Electronic Materials,  $33(2004)796$ .