# 行政院國家科學委員會專題研究計畫 成果報告

## 高介電常數閘極介電層材料製備與可靠性分析

<u>計畫類別</u>: 個別型計畫 <u>計畫編號</u>: NSC92-AT-7-009-001-<u>執行期間</u>: 92 年 10 月 01 日至 93 年 12 月 31 日 執行單位: 國立交通大學電子工程研究所

計畫主持人: 林鴻志

共同主持人: 簡昭欣

計畫參與人員: 盧文泰

#### 報告類型: 完整報告

處理方式:本計畫可公開查詢

### 中 華 民 國 94 年 4 月 6 日

#### 高介電常數閘極介電層材料製備與可靠性分析

Preparation and characterization of high-K gate dielectric materials

### Abstract

 $HFO_2$  is a promising alternative for replacing SiO<sub>2</sub> in ULSI manufacturing. In this work, we employ different gas plasma, i.g. N<sub>2</sub>O, NH<sub>3</sub>, and N<sub>2</sub>, to nitrify the HfO<sub>2</sub> films in order to obtain less bulk traps responsible to threshold voltage instability. In this work, we found that  $HfO_2$  film with N<sub>2</sub>O plasma nitridation exhibits excellent properties, such as lower swing, higher conductance and driving current. This is due to the N<sub>2</sub>O plasma nitridation can reduce interface states and bulk traps in the HfO<sub>2</sub> film, confirmed by using charge pumping technique<sup>1)</sup> with different measurement method, i.e. fixed base, fixed peak and fixed amplitude method.

Keywords: bulk trap, charge pumping, nitridation, HfO<sub>2</sub>

#### Introduction

Charge trapping is an important concern in the CMOS devices with  $HfO_2$  gate dielectrics, due to the large amount of bulk traps presented in the  $HfO_2$  films. Their presence can result in the reliability degradation,<sup>2)</sup> mobility degradation<sup>3-7)</sup> and threshold voltage instability<sup>8-12)</sup>. In order to improve the film quality, a variety of nitridation techniques were used to incorporate nitrogen into the high-k films.<sup>4,9-11)</sup> In this work, we utilized the N<sub>2</sub>O plasma treatment following the  $HfO_2$  deposition, which possesses the advantage of low thermal budget for preventing the  $HfO_2$  films from crystallization during processing. It was found that the post-deposition N<sub>2</sub>O plasma treatment can not only effectively improve the electrical characteristics of the pMOSFETs with the  $HfO_2$  gate stack, such as lower bulk traps, interface states, mobility and the resultant higher driving current, but also reduce the gate leakage current substantially.

#### Experimental

The pMOSFETs were fabricated on n-type (100) 150 mm wafers. After conventional LOCOS isolation, standard RCA cleaning with a final HF-dip was performed, followed by the growth of an intentional 0.6nm thin interfacial oxyntride layer (SiON) using rapid thermal processing in a NO<sub>2</sub> ambient at 700°C. Subsequently, an approximately 3nm HfO<sub>2</sub> layer was deposited by atomic vapor deposition (AVD) using an AIXTRON Tricent® system at a

substrate temperature of 500°C. The physical thicknesses of the SiON layer and HfO<sub>2</sub> film were measured by the optical n&k analyzer. After deposition of the HfO<sub>2</sub> films, some samples were subjected to an additional N<sub>2</sub>O-gas, NH<sub>3</sub>-gas or N<sub>2</sub>-gas plasma treatment at the substrate temperature of 300°C. Then, all samples were annealed in a N<sub>2</sub> ambient at 600°C for 30s in order to improve the film quality. A 250nm polycrystalline silicon (poly-Si) layer was directly deposited by low pressure chemical vapor deposition (LPCVD) on top of the HfO<sub>2</sub> films, and then the gate electrode patterning was implemented through lithography and etching processing. Subsequently, the extension and deep source/drains were formed by implantation, which dopants were activated at 950°C with rapid thermal annealing (RTA) for 20s in a N<sub>2</sub> atmosphere. After passivation, contact holes formation, Al metallization and patterning, the forming gas annealing at 400°C was finally performed for 30minutes.

Fig. 2 and 3 shows the gate leakage current of PMOSFET with HfO2 gate stack subjected to various post-deposited plasma treatment under inversion and accumulation region, respectively. The gate leakage current could be reduced by N<sub>2</sub>O plasma treatment both at inversion and accumulation region, especially at inversion region, reduction can be achieved two order magnitude.

Fig. 4 shows the typical C-V characteristics of  $HfO_2$  gate stack with various plasmas treatment. It can be clearly found that the capacitance of C-V curves at strong inversion is

lower than that at strong accumulation region, which is due to the poly depletion effect. In addition, the hump occurs at the depletion region for all samples. This may be due to the interface states and it seems the N<sub>2</sub>O-treated sample exhibits no significant hump. Fig. 5 shows the EOT extracted from strong inversion for HfO<sub>2</sub> gate stack with various plasma treatment. The EOT for N<sub>2</sub>O-treated sample increases, but for NH<sub>3</sub>-treated and N<sub>2</sub>-treated samples decrease. The slightly EOT for N<sub>2</sub>O-treated sample may be one of the reason for reduced leakage current.

The values of subthreshold swing of pMOSFETs with HfO<sub>2</sub> gate stack objected various plasma treatment. It can be found that N<sub>2</sub>O plasma-treated sample shows smaller swing resulted from lower interface states. However, the degradation of swing are observed for NH<sub>3</sub>-treated and N<sub>2</sub>-treated samples. This may be due to the ion bombardment from the plasma.

The influences of various plasma treatments on the driving current of the pMOSFETs with HfO<sub>2</sub> gate stack. The driving current can be enhanced by post-deposited N<sub>2</sub>O plasma treatment for HfO<sub>2</sub> gate stack with higher EOT. Those results may be ascribed to lower interface states and higher normalized transconductance, as shown in Fig.7. However, the higher driving current for NH<sub>3</sub>-treated and N<sub>2</sub>-treated samples is attributed to smaller EOT values.

In order to gain into investigations of the improvements for N<sub>2</sub>O-treated samples, the charge pumping measurements are used to analyze the interface states and bulk traps in the dielectrics. Recently, the CP measurement had been frequently employed to qualify the level of bulk traps  $^{12,13)}$  in the HfO<sub>2</sub> dielectrics using the fixed base sweep and/or the fixed peak sweep, as indicated in Fig. 8(b) and Fig. 8(c), respectively. The measured results of charge pumping measurements are shown in the Figure 9. We can find that the interface states and bulk traps  $^{12,13)}$  in the HfO<sub>2</sub> dielectrics can be reduced by the post-deposition N<sub>2</sub>O plasma treatment, resulted in the higher driving current and lower interface states even that it has higher EOT.

#### Reference

- 1) E. A. Kerber et al., 2003 IRPS, pp.41.
- 2) S. Zafar, A. Callegari, E. gusev, and M. Fischetti: J. Appl. Phys. 93 (2003) 9298.
- 3) E. Gusev, D. A. Buchanan, E. Cartier: Int. Electron Device Meet. Tech. Dig., 2001, p. 451.
- 4) H. -J. Cho, C. Y. Kang, C. S. Kang, R. Choi, Y. H. Kim, M. S. Akbar, C. H. Choi, S. J. Rhee, and J. C. Lee: *IEEE Semiconductor Device Research Symposium*, 2003, p. 68.
- 5) Y. Morisaki, T. Aoyama, Y. Sugita, K. Irino, T. Sugii, and T. Nakamura: Int. Electron Devices Meet. Tech. Dig., 2002, p. 861.
- 6) M. Koyama, K. Suguro, M. Yoshiki, Y. Kamimuta, M. Koike, M. Ohse, C. Hongo, and A.

Nishiyama: Int. Electron Device Meet. Tech. Dig., 2001, p. 459.

- M. Koyama, A. Kaneko, T. Ino, M. Koike, Y. Kamata, R. Iijima, Y. Kamimuta, Takashima,
  M. Suzuki, C. Hongo, S. Inumiya, M. Takayanagi and A. Nishiyama: Int. Electron Devices Meet. Tech. Dig., 2002, p. 849.
- R. Choi, C. S. Kang, B. H. Lee, K. Onishi, R. Nieh, S. Gopalan, E. Dharmarajan, and J. C. Lee: Symp. VLSI Tech. Dig., 2001, p. 15.
- M. Koyama, A. Kaneko, T. Ino, M. Koike, Y. Kamata, R. Iijima, Y. Kamimuta, Takashima, M. Suzuki, C. Hongo, S. Inumiya, M. Takayanagi and A. Nishiyama: Int. Electron Devices Meet. Tech. Dig., 2002, p. 849.
- K. Onishi, S. K. Chang, R. Choi, Hag-Ju Cho; Gopalan, S, R. E. Nieh, S. A. Krishnan, and
  J. C. Lee: IEEE Trans. Electron Devices 50 (2003) 384.
- 11) H. -J. Cho, C. S. Kang, K. Onishi, S. Gopalan, R. Nieh, R. Choi, E. Dharmarajan, J. C. Lee: Int. Electron Device Meet. Tech. Dig., 2001, p. 655.
- 12) A. Kerber, E. Carter, L. Pantisano, M. Rosmeulen, R. Degraeve, T. Kauerauf, G. Groeseneken, H. E. Maes, and U. Schwalke: Proc. 41th Int. Reliability Physics Symp, Texas, 2003, p. 41.
- 13) A. Kerber, E. Carter, L. Pantisano, M. Rosmeulen, R. Degraeve, G. Groeseneken, H. E. Maes, and U. Schwalke: Microelectronic Engineering. 72 (2004) 267.



Fig.1 Process flow of HfO2 pMOSFET.







Fig. 3 The gate leakage at accumulation region for various gas plasma treatments.



Fig. 4 CV characteristics of HfO<sub>2</sub> pMOSFET for various plasma treatments.



Fig. 5 The EOT values of HfO<sub>2</sub> gate stack with various plasma treatment.

Method	As- dept	N <sub>2</sub> O	NH <sub>3</sub>	N <sub>2</sub>
Swing value	~81	~76	~87	~87

Table. 1 The swing values of  $HfO_2$  gate stack with various plasma treatment.



Fig. 8 The methods of various charge pumping measurements.(a) Fixed amplitude (b) Fixed Base (c) Fixed peak<sub>o</sub>

Fig. 9(c) Charge pumping current measured by Fixed base Method.