

# 行政院國家科學委員會研究計畫成果報告

計畫題目：寄生氧化層對具有原子層平坦之超薄氧化層的影響

計畫編號：NSC 88-2215-E-009-033E

執行期限：87年8月1日至 88年7月31日

主持人：蔡 中教授 執行單位：交通大學電子工程系 學生：石坤桓

## 一、 中文摘要

元件的scaling down已經是未來不可避免的趨勢之一。隨著MOSFET中oxide厚度的減小，若想要防止direct-tunneling current density增加，那麼oxide的完整性就很重要。

我們使用一種新的製程技術，用來去除原生氧化層以成長出高品質的gate oxide。利用此技術，我們可以成長出均勻度高、平滑性佳、漏電流低的thin gate oxide。

**關鍵詞：**均勻度、平滑性、漏電流

**Abstract** We have studied the inversion layer mobility of nMOSFET's with thin-gate oxide of 20 to 70 Å. Direct relationship of electron mobility to oxide/channel interface roughness was obtained from measured mobility of MOSFET's and high-resolution TEM. By using a low-pressure oxidation process with native oxide removed *in situ* prior to oxidation, atomically smooth interface of oxide/channel was observed by high-resolution TEM for oxide thicknesses of 11 and 38 Å. The roughness increased to one to two monolayers of Si in a 55-Å oxide. Significant mobility improvement was obtained from these oxides with smoother interface than that from conventional furnace oxidation. Mobility reduction with decreasing oxide thickness was observed in the 20 and 35-Å oxide, with the same atomically smooth oxide/channel interface. This may be due to the remote Coulomb scattering from gate electrode or the gate field variation from poly-gate/oxide interface roughness.

**keywords :** TEM, monolayer and atomically smooth

## Introduction

By continuously scaling the thickness of gate oxide, both the current drive capability and the transconductance of MOSFET's increase [1]-[5]. Current drive more than 1.0 mA/cm<sup>2</sup> and transconductance over 1000 mS/mm are reported for deep submicrometer MOSFET's with a 10Å direct tunneling oxide [4]. This performance can ensure the transistors to operate at low battery voltage for portable wireless communication [4], [6]. However, the most important issues for MOSFET made by ultrathin gate oxide are thickness uniformity and interface smoothness. The interface roughness can strongly affect the carrier transport that can be characterized by measuring the electron mobility in the inversion layer of MOSFET's [7]-[9]. Furthermore, electron mobility is an important parameter for device modeling and design, and the speed of MOSFET is dependent on the mobility at the low electric field near source. In this letter, we have measured the electron mobility with different interface roughness. Very smooth interface of oxide/Si is achieved by desorbing the native oxide *in situ* in a low-pressure oxidation system before thermal oxidation. Atomically smooth interface between oxide and Si is observed by high-resolution TEM for oxide thicknesses of 11 and 38Å. The electron mobility dependence on oxide thickness of 20 to 70Å was also measured, and a mobility reduction is observed in thinner oxide.

Manuscript received January 17, 1997; revised May 29, 1997.

A. Chin, T. Chang, R. H. Kao, S. C. Lin, and C. Tsai are with the Institute of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.



is not due to the different concentrations of impurities. Although the decay of mobility as decreasing oxide thickness is generally explained by the over-estimation of inversion carrier concentrations in thin oxides [2], [11], other possibilities such as Coulomb scattering from remote charge at poly-gate or the poly-gate/oxide interface roughness may also be responsible to the mobility degradation. The remote charge scattering is due to poly-gate depletion [12] and is well known in III-V modulation-doped FET and was also predicted in [13] and [14]. The interface roughness of polygate and oxide, shown in Figs. 1 and 2, may also contribute local gate field variation [15], [16] and provide additional scattering mechanism to reduce the mobility at thin oxide.

## Conclusion

In conclusion, we have shown direct relationship of electron mobility to oxide/channel interface roughness. Significant mobility improvement is obtained from a smoother interface with *in situ* removing native oxide prior to oxidation. Atomically flat interface of oxide/channel can be obtained by this method for oxide thickness in the range of 20-38 Å. Mobility reduction with decreasing oxide thickness was observed in the 20- and 35-Å oxide, with the same atomically smooth oxide/channel interface. This may be due to the remote Coulomb scattering from gate electrode or the gate field variation from polygate/oxide interface roughness.

## 四、参考文献

- [1] J. Ahn, W. Ting, I. Chu, S. Lim, and D. L. Kwong, "High quality thin gate oxide prepared by annealing low-pressure chemical vapor deposited SiO<sub>2</sub> in N<sub>2</sub>O," *Appl. Phys. Lett.*, vol. 59, no. 3, pp. 283-285, 1991.
- [2] C. I. Liu, E. J. Lloyd, Y. Ma, M. Du, R. L. Opila, and S. J. Hillenius, "High performance 0.2- $\mu$ m CMOS with 25 Å gate oxide grown on nitrogen implanted Si substrates," in *IEDM Tech. Dig.*, 1996, pp. 499-502.
- [3] C. Lin, A. Chou, K. Kumar, P. Chowdhury, and J. C. Lee, "Leakage current, reliability characteristics and boron penetration of ultra-thin (32-36 Å) O<sub>2</sub>-oxide and N<sub>2</sub>O/N<sub>2</sub>O oxynitrides," in *IEDM Tech. Dig.*, 1996, pp. 331-334.
- [4] H. S. Momose, M. Ono, I. Yoshitomi, I. Ohguro, S. Nakamura, M. Saito, and H. Iwai, "1.5 nm direct-tunneling gate oxide Si MOSFET's," *IEEE Trans. Electron Devices*, vol. 43, pp. 1233-1241, Aug. 1996.
- [5] I. Matsumoto, S. Kakimoto, M. Nakano, H. Kotaki, S. Hayashida, K. Sugimoto, K. Adachi, S. Morishita, K. Uda, Y. Sato, M. Yamamoto, I. Ogura, and J. Takagi, "Direct tunneling N<sub>2</sub>O gate oxynitrides for low-voltage operation of dual gate CMOSFET's," in *IEDM Tech. Dig.*, 1995, pp. 851-854.
- [6] R.-H. Yan, D. Monro, J. Weir, A. Mujtaba, and E. Westerwick, "Reducing operating voltage from 3, 2, to 1 volt and below-challenges and guidelines for possible solutions," in *IEDM Tech. Dig.*, 1995, pp. 55-58.
- [7] J. Hauser, "Extraction of experimental mobility data for MOS devices," *IEEE Trans. Electron Devices*, vol. 43, pp. 1981-1988, Nov. 1996.
- [8] S. C. Sun and J. D. Plummer, "Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces," *IEEE Trans. Electron Devices*, vol. ED-27, pp. 1497-1508, Aug. 1980.
- [9] H. Shim, G. M. Yeric, A. F. Tasch, and C. M. Maziar, "Physically based model for effective mobility and local-field mobility of electrons in MOS inversion layers," *Solid-State Electron.*, vol. 34, no. 6, pp. 545-552, 1991.
- [10] A. Chin, B. C. Lim, and W. J. Chen, "High quality epitaxial Si grown by a simple low-pressure chemical vapor deposition at 550 degrees C," *Appl. Phys. Lett.*, vol. 69, no. 11, pp. 1617-1620, 1996.
- [11] M.-S. Liang, J. Y. Choi, P.-K. Ko, and C. Hu, "Inversion-layer capacitance and mobility of very thin gate-oxide MOSFET's," *IEEE Trans. Electron Devices*, vol. ED-33, pp. 409-413, Mar. 1986.
- [12] C. Hu, "Gate oxide scaling limit and projection," in *IEDM Tech. Dig.*, 1996, pp. 319-322.
- [13] A. A. Grimberg and M. S. Shur, "Effect of image charges on impurity scattering of two-dimensional electron gas in AlGaAs/GaAs," *J. Appl. Phys.*, vol. 58, no. 1, pp. 382-386, 1985.
- [14] F. Stern and W. E. Howard, "Properties of semiconductor surface inversion layers in the electric quantum limit," *Phys. Rev.*, vol. 163, no. 3, pp. 816-835, 1967.
- [15] M. Y. Hao and J. C. Lee, "Electrical characteristics of oxynitrides grown on textured single-crystal silicon," *Appl. Phys. Lett.*, vol. 60, pp. 445-447, 1992.
- [16] S. L. Wu, C. L. Lee, and I. F. Lei, "Tunnel oxide prepared by thermal oxidation of thin polysilicon film on silicon," *IEEE Trans. Electron Devices*, vol. 14, pp. 379-381, Aug. 1993.

## Figure Captions:

Fig1. Cross-sectional TEM images (a) 38Å oxide and (b) 11Å oxide grown at 900C using N<sub>2</sub>O under a low pressure of 4.5 Torr. Native oxide is desorbed *in situ* prior to oxidation.

Fig2. Cross-sectional TEM images of 55Å from (a) conventional oxidation at 800C and (b) from low-pressure oxidation with native oxide desorbed *in situ*.

Fig3. Electron mobilities of MOSFET's with 70Å oxide from conventional furnace oxidation and from low-pressure oxidation with native oxide desorbed *in situ*.

Fig4. Electron mobilities of MOSFET's as a function of effective field of (a) 70Å (b) 35Å and (c) 20Å oxide from low-pressure oxidation with native oxide desorbed *in situ*.




Fig. 1. Cross-sectional TEM images of (a) 70Å oxide and (b) 35Å oxide grown at 500 °C using  $N_2O$  as oxidant in low-pressure of 4.7 torr. Native oxide is desorbed *in situ* prior to oxidation.

Fig. 2. Cross-sectional TEM images of 70Å oxide from (a) conventional furnace oxidation at 800 °C and (b) from low-pressure oxidation with native oxide desorbed *in situ*.




Fig. 3. Electron mobilities of MOSFET's with 70-Å oxide from conventional furnace oxidation and from low-pressure oxidation with native oxide desorbed *in situ*.




Fig. 4. Electron mobilities of MOSFET's as a function of effective field of (a) 70 Å, (b) 35 Å, and (c) 20 Å oxide from low-pressure oxidation with native oxide desorbed *in situ*.