

Strained CMOS Devices With Shallow-Trench-Isolation Stress Buffer Layers

Yiming Li, *Member, IEEE*, Hung-Ming Chen, Shao-Ming Yu, Jiunn-Ren Hwang, and Fu-Liang Yang

Abstract—In this brief, shallow-trench-isolation (STI) stress buffer techniques, including sidewall stress buffer and channel surface buffer layers, are developed to reduce the impact of compressive STI stress on the mobility of advanced n-type MOS (NMOS) devices. Our investigation shows that a 7% driving current gain at an NMOS device has been achieved, whereas no degradation at a p-type MOS (PMOS) device was observed. The same junction leakage at both the NMOS and PMOS devices was maintained. A stress relaxation model with simulation is thus proposed to account for the enhanced transport characteristics.

Index Terms—Channel surface buffer layer, fabrication, measurement, mobility, MOS devices, shallow-trench isolation (STI), sidewall stress buffer layer, simulation, transport characteristics.

I. INTRODUCTION

MOBILITY enhancement techniques have become pervasive in advanced CMOS technologies. Devices incorporated with either uniaxial strain or biaxial strain approaches were widely studied and well modeled [1]–[4]. Among them, process-induced uniaxial strain approaches are recognized to be better than biaxial strain approaches since the uniaxial strain causes a larger band-structure modification and results in smaller carrier-effective mass and/or scattering rates. These uniaxial strain approaches include applying stressors from various regions, such as the shallow-trench isolation (STI), the embedded silicon–germanium (SiGe) source/drain (S/D), or the contact etch stop layer. In general, the impacts of these 3-D stress effects on performance of CMOS devices have different prefer channel directions and polarities (tensile or compressive) for n-type MOS (NMOS) and p-type MOS (PMOS) devices. Selective processes are often necessary to




Fig. 1. Schematics of amorphous-silicon buffer layers for STI stress reduction. (a) STI sidewall buffer layer. (b) OD surface buffer layer.




Fig. 2. Channel stress simulation with compressive STI stress. (a) Without STI stress buffer layer. (b) With STI sidewall stress buffer layer. We notice that the peak stresses in the two cases are -2.97 and -1.45 GPa.

Manuscript received July 17, 2007; revised November 28, 2007. This work was supported in part by the Taiwan National Science Council (NSC) under Contract NSC-96-2221-E-009-210 and Contract NSC-96-2752-E-009-003-PAE and in part by the Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, R.O.C., under a 2006–2008 grant. The review of this brief was arranged by Editor H. S. Momose.

Y. Li is with the Department of Communication Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C. (e-mail: ymli@faculty.nctu.edu.tw).

H.-M. Chen, J.-R. Hwang, and F.-L. Yang are with the Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu 300, Taiwan, R.O.C.

S.-M. Yu is with the Department of Computer Science, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2008.916708

address the contradictory requirements of NMOS and PMOS stressors. For instance, compressive STI stress usually favors PMOS mobility, but not NMOS [5]. Thus, a selective modification of STI stress effect is important for advanced NMOS performance.

In this brief, we develop novel STI stress buffer layers to relax the mediation of an STI stress from an STI edge to the




Fig. 3. V_t roll-off characteristics and performance enhancement with an STI sidewall buffer layer for the 1- μm -wide MOS devices. (a) NMOS V_t roll-off. (b) NMOS I_{d-sat} with 3% enhancement. (c) PMOS V_t roll-off. (d) PMOS I_{d-sat} without degradation.

channel region. Including sidewall stress buffer and channel surface, buffer layers are fabricated to suppress the effect of compressive STI stress on the mobility of advanced NMOS devices. Performance gain and junction leakage for both NMOS and PMOS devices are further reported. Our investigation shows that a 7% driving current gain at a 1- μm -wide NMOS device has been achieved, whereas no degradation at a PMOS device due to SiGe stress was observed. The same junction leakage at both the NMOS and PMOS devices was maintained. A stress relaxation model with simulation is thus proposed to account for the enhanced transport characteristics. We notice that this STI stress relaxation technique will benefit performance improvement of sub-45-nm CMOS technologies.

This brief is organized as follows. Section II introduces the device fabrication. Section III describes the results illustrating the dependence of the transport characteristics on the explored stress for different CMOS devices. Section IV draws conclusions.

II. FABRICATION AND DEVICE STRUCTURE

The explored CMOS devices with the gate length down to 50 nm are manufactured with a regular STI process. In order to reduce the impact of STI compressive stress, experimental devices with two kinds of STI stress buffer layers, namely, 1) STI sidewall buffer layer and 2) outside diameter (OD) surface buffer layer, are tested and compared with the controlled devices. Fig. 1(a) shows the process steps of the STI sidewall buffer layer. Nitrogen ions are implanted into the sidewall of the

STI trench and generate a layer of plastic amorphous silicon. After STI trench refilling and chemical-mechanical polishing, the wafer is then annealed to have this amorphous-silicon layer regrown. Since this amorphous buffer layer is plastic during the STI process, the mediation of STI compressive stress to the channel region is reduced [6], [7]. Simulations of STI stress transferred to the channel region are performed [8], [9] and compared, as shown in Fig. 2(a), without the STI sidewall stress buffer layer, and in Fig. 2(b), with the STI sidewall stress buffer layer. It is clearly shown that STI stress, which extends from STI to the channel region, as shown in Fig. 2(a), is not transferred to the channel region, as shown in Fig. 2(b). We notice that the peak stresses in the two cases are -2.97 and -1.45 GPa, respectively, as shown in Fig. 2.

Fig. 1(b) shows the process steps of the OD surface buffer layer. A standard STI process is deployed until the SiN hard mask is removed. Silicon ions are then implanted into the top surface of the OD region to create an amorphous-silicon layer. Similar to the STI sidewall stress buffer, this plastic OD layer is then annealed and regrown. Compressive STI stress is then relaxed in this top-surface channel layer.

III. RESULTS AND DISCUSSION

Fig. 3(a) and (b) shows the threshold voltage (V_t) roll-off characteristics of NMOS devices and the performance enhancement of the ON- and OFF-state current ($I_{ON}-I_{OFF}$) with an STI sidewall buffer layer for the devices' channel length down to 50 nm, with a 1.05-V bias. In comparison with the control




Fig. 4. V_t roll-off characteristics and performance enhancement with an OD surface buffer layer for the 1- μ m-wide MOS devices. (a) NMOS V_t roll-off. (b) NMOS I_{d-sat} with 7% enhancement. (c) PMOS V_t roll-off. (d) PMOS I_{d-sat} without degradation.

TABLE I
SUMMARY OF THE IMPACT OF THE 3-D STRAIN EFFECTS
ON CMOS PERFORMANCE

Decreased Compressive Stress	Drive Current Performance	
	NMOS	PMOS
X direction	Improve	Degrade
Y direction	Improve	Improve
Z direction	Degrade	Improve




Fig. 5. Comparison of NMOS junction leakage. (a) No STI stress buffer layer. (b) STI sidewall buffer layer. (c) OD surface buffer layer.

devices, NMOS devices with the STI sidewall buffer layer have a similar V_t roll-off and create a 3% gain of saturated drain current (I_{d-sat}) driving current. Fig. 3(c) and (d) shows the V_t roll-off characteristics of an PMOS device and the performance enhancement of $I_{ON}-I_{OFF}$ with an STI sidewall buffer layer. Compared with the control devices, PMOS devices with the STI sidewall buffer layer have a similar V_t roll-off and create no degradation on I_{d-sat} driving current. Fig. 4(a) and (b) shows the V_t roll-off characteristics of an NMOS device and the performance enhancement of $I_{ON}-I_{OFF}$ with an OD surface buffer layer. In comparison with the control devices, NMOS devices with the OD surface buffer layer have a similar V_t roll-off and create a 7% I_{d-sat} driving current gain. Fig. 4(c) and (d) shows the V_t roll-off characteristics of an PMOS device and the performance enhancement of $I_{ON}-I_{OFF}$ with an OD surface buffer layer. Compared with the control devices, PMOS

devices with the OD surface buffer layer have a similar V_t roll-off and create no degradation on I_{d-sat} driving current. The PMOS devices adopt the recess silicon process for SiGe on S/D, the SiGe on S/D can provide large compressive stress in the PMOS channel region, and the recess process will reduce buffer layer effect. Therefore, the approach using the stress buffer layer does not affect PMOS device performance. It is noticeable that the OD surface buffer layer, due to its higher efficiency on the relaxation of STI compressive stress along the surface channel, results in a better NMOS driving current gain than that of the STI sidewall buffer layer. Overall, these performance gains of the NMOS devices are consistent with the prediction of strain effects on the enhanced performance of NMOS devices with decreasing compressive stress along both the x - and y -directions, as summarized in Table I. For

the driving current of PMOS devices, the impacts of decreasing compressive stress along the x - and y -directions are cancelled by each other since their responses have reversed polarities.

The qualities of amorphous buffer layers after annealing are evaluated by their impacts on junction leakages. As shown in Fig. 5, the junction leakage of NMOS devices with the STI sidewall buffer layer is increased by $\sim 67\%$ over the controlled devices without the STI stress buffer layer. On the other hand, NMOS devices with the OD surface buffer layer have no junction leakage degradation since this layer is not overlapped with the junction region.

IV. CONCLUSION

In this brief, we have experimentally achieved a 7% NMOS I_{d-sat} driving current gain without junction leakage degradation by using an OD surface buffer layer to relax compressive STI stress. In addition, the performance of PMOS devices is not degraded. This technique can be used to reduce the impact of compressive STI process on advanced CMOS devices without additional masks. This STI stress relaxation technique will be useful for the performance improvement of sub-45-nm CMOS devices.

REFERENCES

- [1] C.-H. Ge, C.-C. Lin, C.-H. Ko, C.-C. Huang, Y.-C. Huang, B.-W. Chan, B.-C. Perng, C.-C. Sheu, P.-Y. Tsai, L.-G. Yao, C.-L. Wu, T.-L. Lee, C.-J. Chen, C.-T. Wang, S.-C. Lin, Y.-C. Yeo, and C. Hu, "Process-strained Si (PSS) CMOS technology featuring 3D strain engineering," in *IEDM Tech. Dig.*, Dec. 8–10, 2003, pp. 73–76.
- [2] F.-L. Yang, C.-C. Huang, H.-Y. Chen, J.-J. Liaw, T.-X. Chung, H.-W. Chen, C.-Y. Chang, C.-C. Huang, K.-H. Chen, D.-H. Lee, H.-C. Tsao, C.-K. Wen, S.-M. Cheng, Y.-M. Sheu, K.-W. Su, C.-C. Chen, T.-L. Lee, S.-C. Chen, C.-J. Chen, C.-H. Chang, J.-C. Lu, W. Chang, C.-P. Hou, Y.-H. Chen, K.-S. Chen, M. Lu, L.-W. Kung, Y.-J. Chou, F.-J. Liang, J.-W. You, K.-C. Shu, B.-C. Chang, J.-J. Shin, C.-K. Cheng, T.-S. Gau, B.-W. Chan, Y.-C. Huang, H.-J. Tao, J.-H. Chen, Y.-S. Chen, Y.-C. Yeo, S. K.-H. Fung, C.-H. Diaz, C.-M. M. Wu, B.-J. Lin, M.-S. Liang, J. Y.-C. Sun, and C. Hu, "A 65 nm node strained SOI technology with slim spacer," in *IEDM Tech. Dig.*, Dec. 8–10, 2003, pp. 627–630.
- [3] K. Mistry, M. Armstrong, C. Auth, S. Cea, T. Coan, T. Ghani, T. Hoffmann, A. Murthy, J. Sandford, R. Shaheed, K. Zawadzki, K. Zhang, S. Thompson, and M. Bohr, "Delaying forever: Uniaxial strained silicon transistors in a 90 nm CMOS technology," in *VLSI Tech. Symp. Dig.*, Jun. 15–17, 2004, pp. 50–51.
- [4] S. E. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler, R. Chau, S. Cea, T. Ghani, G. Glass, T. Hoffman, C.-H. Jan, C. Kenyon, J. Klaus, K. Kuhn, Z. Ma, B. Mcintyre, K. Mistry, A. Murthy, B. Obradovic, R. Nagisetty, P. Nguyen, S. Sivakumar, R. Shaheed, L. Shifren, B. Tufts, S. Tyagi, M. Bohr, and Y. El-Mansy, "A 90-nm logic technology featuring strained-silicon," *IEEE Trans. Electron Devices*, vol. 51, no. 11, pp. 1790–1797, Nov. 2004.
- [5] C. Gallon, G. Reimbold, G. Ghibaudo, R. A. Bianchi, R. Gwoziecki, S. Orain, E. Robilliart, C. Raynaud, and H. Dansas, "Electrical analysis of mechanical stress induced by STI in short MOSFETs using externally applied stress," *IEEE Trans. Electron Devices*, vol. 51, no. 8, pp. 1254–1261, Aug. 2004.
- [6] A. Witvrouw and F. Spaepen, "Viscosity and elastic constants of amorphous Si and Ge," *J. Appl. Phys.*, vol. 74, no. 12, pp. 7154–7161, Dec. 1993.
- [7] C. A. Volkert, "Density changes and viscous flow during structural relaxation of amorphous silicon," *J. Appl. Phys.*, vol. 74, no. 12, pp. 7107–7113, Dec. 1993.
- [8] Y. Li, "Numerical simulation and comparison of electrical characteristics between uniaxial strained bulk and SOI FinFETs," *J. Comput. Electron.*, vol. 5, no. 4, pp. 371–376, Dec. 2006.
- [9] *Taurus TSUPREM-4 User Guide*. Ver. W-2004.09.



Yiming Li (M'02) received the B.S. degrees in applied mathematics and electronics engineering, the M.S. degree in applied mathematics, and the Ph.D. degree in electronics from the National Chiao Tung University (NCTU), Hsinchu, Taiwan, R.O.C., in 1996, 1998, and 2001, respectively.

In 2001, he joined the National Nano Device Laboratories (NDL), Taiwan, as an Associate Researcher and the Microelectronics and Information Systems Research Center (MISRC), NCTU, as an Assistant Professor, where he has been engaged in the field of computational science and engineering, particularly in modeling, simulation, and optimization of nanoelectronics and very large scale integration (VLSI) circuits. In the fall of 2002, he was a Visiting Assistant Professor with the Department of Electrical and Computer Engineering, University of Massachusetts, Amherst. From 2003 to 2004, he was the Research Consultant of the System on a Chip (SOC) Technology Center, Industrial Technology Research Institute, Hsinchu. From 2003 to 2005, he was the Director of the Departments of Nanodevice and Computational Nanoelectronics, NDL, and has been an Associate Professor with MISRC, NCTU, since the fall of 2004. He is currently an Associate Professor with the Department of Communication Engineering, NCTU, and is an Adjunct Professor of the Institute of Management of Technology, NCTU. He is the Deputy Director of the Modeling and Simulation Center of NCTU and conducts the Parallel and Scientific Computing Laboratory at NCTU. His current research areas include computational electronics and physics, physics of semiconductor nanostructures, device modeling, parameter extraction, VLSI circuit simulation, development of technology computer-aided design (TCAD) and electronic CAD (ECAD) tools and SOC applications, bioinformatics and computational biology, advanced numerical methods, parallel and scientific computing, optimization techniques, and computational intelligence. He is the author or coauthor of more than 120 research papers and chapters published in international books, journals, and conferences. He has served as a Reviewer, Guest Associate Editor, and Guest Editor for many international journals. He has organized and served on several international conferences and was an Editor for proceedings of international conferences.

Dr. Li is a member of Phi Tau Phi, Sigma Xi, the American Physical Society, the American Chemical Society, the Association for Computing Machinery, the Institute of Electronics, Information and Communication Engineers, Japan, and the Society for Industrial and Applied Mathematics. He is included in *Who's Who in the World*. He has served as a Reviewer for the IEEE TRANSACTIONS ON NANOTECHNOLOGY, the IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, the IEEE ELECTRON DEVICE LETTERS, and the IEEE TRANSACTIONS ON ELECTRON DEVICES. He is the recipient of the 2002 IEEE Research Fellowship Award presented by the Pan Wen-Yuan Foundation, Taiwan, and the 2006 Outstanding Young Electrical Engineer Award from the Chinese Institute of Electrical Engineering, Taiwan.



Hung-Ming Chen received the M.S. degree from the National Tsing-Hua University, Hsinchu, Taiwan, R.O.C., in 2002.

He joined the Exploratory Research Division, Department of Research and Development, Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu, in 2003. His current interest is on the development of FinFET devices for the applications of N22 SRAM devices. His recent works also involve strain silicon technology, advanced metal-gate/high- k devices, and bulk FinFETs in the 65-nm regime and beyond.



Shao-Ming Yu received the B.S. and M.S. degrees in computer and information science in 2002 and 2004, respectively, from the National Chiao Tung University, Hsinchu, Taiwan, R.O.C., where he is currently with the Department of Computer Science, working toward the Ph.D. degree.

His research interests focus on modeling and simulation of semiconductor nanodevices, parallel and scientific computation, evolutionary algorithms, and design optimization.



Jiunn-Ren Hwang received the B.S. degree in electrophysics from the National Chiao Tung University, Hsinchu, Taiwan, R.O.C., in 1986, the M.S. degree in applied physics from the National Tsing-Hua University, Hsinchu, in 1988, and the Ph.D. degree in electrical engineering from the University of Michigan, Ann Arbor, in 1996.

He is a Manager with the Exploratory Research Division, Department of Research and Development, Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu. His current interest is on the development of FinFET devices for the applications of N22 SRAM and logic devices. His recent works also involve strain silicon technology, advanced metal-gate/high- k devices, bulk-FinFET SONOS Flash, and CMOS variability in the 65-nm regime and beyond. He is the author or coauthor of several papers presented in the International Electron Devices Meeting, the International Reliability Physics Symposium, and the Symposium on VLSI Technology. He is the holder of over 20 U.S. patents in the fields of semiconductor devices and manufacturing process.



Fu-Liang Yang received the Ph.D. degree from Cambridge University, Cambridge, U.K., in 1994, and the B.S. degree from the National Tsing-Hua University, Hsinchu, Taiwan, R.O.C., in 1989, both in materials science and engineering.

From 1994 to 2000, he was with Vanguard for DRAM process and device development. From 2000 to 2006, he was with Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC), Hsinchu, managing a department whose research is focused on novel transistor architecture and process technologies for sub-32 nm node logic and nonvolatile memory. In January 2007, he conducted a phase-change memory program for NAND/NOR Flash replacement. He is the author or coauthor of more than ten papers presented in the International Electron Devices Meeting and the Symposium on VLSI Technology and published in IEEE journals. He is the holder of more than 100 U.S. patents in advanced CMOS devices and dynamic/static/nonvolatile memory technologies.

Dr. Yang received the Outstanding Young Engineer Award from the Chinese Institute of Engineering in 2004. He was the recipient of TSMC's 2004 Innovation Award and 2003 Best Invention Disclosures Award. He has been a TSMC Academician of TSMC Academy since 2004.