

# Effect of annealing temperature for Si<sub>0.8</sub>Ge<sub>0.2</sub> epitaxial thin films

Yuan-Ming Chang<sup>a</sup>, Ching-Liang Dai<sup>a,\*</sup>, Tsung-Chieh Cheng<sup>b</sup>, Che-Wei Hsu<sup>c</sup>

<sup>a</sup>Department of Mechanical Engineering, National Chung Hsing University, Taichung 402, Taiwan, ROC

<sup>b</sup>Department of Mechanical Engineering, National Kaohsiung University Of Applied Science, Kaohsiung 415, Taiwan, ROC

<sup>c</sup>Department of Mechanical Engineering, National Chiao Tung University, HsinChu 300, Taiwan, ROC

Received 26 June 2007; received in revised form 15 August 2007; accepted 24 October 2007

Available online 30 October 2007

## Abstract

This study investigates the effect of annealing temperature on the Si<sub>0.8</sub>Ge<sub>0.2</sub> epitaxial layers. The Si<sub>0.8</sub>Ge<sub>0.2</sub> epitaxial layers were deposited by using ultrahigh vacuum chemical vapor deposition (UHVCVD) with different annealing temperatures (400–1000 °C). Various measurement technologies, including high-resolution X-ray diffraction (HRXRD), atomic force microscopy (AFM) and interfacial adhesion tester, were used to characterize the materials properties of the SiGe epilayers. The experimental results showed that the SiGe epilayers gradually reduced lattice-mismatch to the underlying substrate as annealing temperature increased (from 400 to 800 °C), which resulted from a high temperature enhancing interdiffusion between the epilayers and the underlying substrate. In addition, the average grain size of the SiGe films increased from 53.3 to 58 nm with increasing annealing temperature. The surface roughness in thin film annealed at 800 °C was 0.46 nm. Moreover, the interfacial adhesion strength increased from 476 ± 9 to 578 ± 12 kg/cm<sup>2</sup> with increasing the annealing temperature.

© 2007 Elsevier B.V. All rights reserved.

**Keywords:** SiGe epilayers; Annealing; Adhesion strength; UHVCVD

## 1. Introduction

Research and development into high performance optoelectronic devices enabling ultrahigh speed operation and excellent electronic transfer characteristics were urgently required. This is because these new high-quality devices are essential for future highly intelligent information and optoelectronics systems. Silicon germanium (SiGe) gave rise to great interest due to its useful features in many optoelectronic applications, including thin-film transistors (TFTs) [1,2], modulation-doped field effect transistors (MODFETs) [3,4], metal-oxide-semiconductor field effect transistors (MOSFETs) [5,6], heterojunction bipolar transistors (HBTs) [7,8], optical modulators [9] and other applications.

The high-quality SiGe thin films, such as low density of crystal defects, smooth surface morphology and/or high interfacial adhesion strength, can achieve high performance optoelectronic devices. Unfortunately, large lattice-mismatch in germanium and silicon (~4%) can lead to high density of

crystal defects (such as misfit dislocation), or poor mechanical characteristic (include surface roughness and interfacial adhesion strength) in SiGe thin films. These structural defects and uncertain mechanical properties may seriously degrade the performance of optoelectronic devices. Several researches have used various methods to improve the material properties of SiGe films. For instance, Lee et al. [10] added a Si buffer layer to decrease the dislocation density in the SiGe films. Sheng et al. [11] used UHVCVD to deposit the SiGe epilayers on SiGe substrate for reducing the lattice-mismatch. Watakabe et al. [12] enhanced the structural properties of the SiGe films using the pulsed-laser annealing.

In this study, we report the effect of annealing temperature in thermal treatment to improve the material properties in the SiGe epilayers. The SiGe epitaxial thin films were analyzed and characterized using field emission scanning electron microscope (FESEM), HRXRD, AFM and interfacial adhesion strength tester. Experiments show that the interfacial adhesion strength and average grain size of the SiGe epilayers increase with increasing annealing temperature, and the surface roughness of the SiGe epilayers decreases with increasing annealing temperature.

\* Corresponding author.

E-mail address: [cldai@dragon.nchu.edu.tw](mailto:cldai@dragon.nchu.edu.tw) (C.-L. Dai).




Fig. 1. SEM image of  $\text{Si}_{0.8}\text{Ge}_{0.2}/\text{Si}(100)$  heterostructure (a) pre-annealing on Si, and (b) annealed at temperature  $1000\text{ }^\circ\text{C}$  with the energy-dispersive X-ray spectroscopy (EDS) analysis.

## 2. Experimental procedure

The UHVCVD technique was first described and developed by Meyerson [13]. In this study, all of the strained SiGe thin films were grown on 6-in. p-type silicon substrate orientated (100) using the UHVCVD system (ANELVA SRE-612 Inc. Japan) [14–16]. After a standard Radio Corporation of American (RCA) clean and a  $\text{HF}:\text{H}_2\text{O}$  (1:50) bath for 15 s, silicon wafers were simultaneously introduced into load-lock chamber of UHVCVD system. The system was heated to the temperature of  $550\text{ }^\circ\text{C}$ , and the vacuum was achieved at  $1.2 \times 10^{-9}$  Torr. The wafers in the load-lock chamber were directly transferred to the deposited chamber. Pure  $\text{Si}_2\text{H}_4$  (in 1 sccm),  $\text{GeH}_4$  (in 5 sccm) and  $\text{B}_2\text{H}_6$  (in 1000 ppm) gas mixed were used in growing  $\text{Si}_{0.8}\text{Ge}_{0.2}$  epilayers on silicon substrate. The rate of deposition was about 8.04 nm/min. Moreover, the SiGe epilayers were annealed ex situ in furnace in air.

The surface morphological characteristic of cross-section in thin films was observed by using a FESEM (JEOL JSM-6700F Inc. Japan), and the compositions in thin films were confirmed by energy-dispersive X-ray spectroscopy (EDS) analysis. Further, HRXRD (PANalytical X'Pert Pro Inc. Singapore, with Cu  $\text{K}\alpha$ ;  $\lambda = 0.154\text{ nm}$ ) was used to determine phase formation and the crystallographic structure of the samples. High-resolution Gonio scan ( $\theta - 2\theta$ ) technology included the hybrid monochromator and the triple axis X-ray diffractometry was utilized to observe the structural features of SiGe thin film. Besides, AFM (Veeco Dimension 5000 Inc., USA) was used to image the surface morphology of the SiGe thin films. For each AFM parameter operating, a constant speed of  $2\text{ }\mu\text{m/s}$  was obtained. The interfacial adhesion strength of SiGe thin films was measured by using an interfacial adhesion strength tester (Adhesion Tester ROMULUS III Inc., Japan).

## 3. Results and discussion

In order to understand the surface characteristics of the SiGe thin films before and after the heat treatments, FESEM was adopted to observe the characteristics of the films. Fig. 1 reveals the SEM image of the SiGe thin films before and after annealing. As shown in Fig. 1(a), the thickness of the SiGe films

was about 614 nm before annealing. Fig. 1(b) shows a serious interdiffusion between the SiGe epilayer and silicon substrate after annealing at  $1000\text{ }^\circ\text{C}$ .

HRXRD analysis was performed to identify phase formation crystallographic structure of the SiGe thin films. Fig. 2 shows the XRD spectra of the (004) reflection for the layers with different heat treatment conditions. The structural property of the thin films was investigated by observing the peak width and the degree of tilt in Fig. 2. The sharp peak at the position of  $69.12^\circ$  was silicon substrate, and the peak at the position of  $68.27^\circ$  was the SiGe epilayers. The Ge composition of the SiGe epilayers measured by the XRD was 20.5% before annealing and was 17.4% after annealing at  $800\text{ }^\circ\text{C}$ . In this work, the thickness of the SiGe epilayers (614 nm) was larger than the critical thickness [17] of 200 nm, so the relaxation of the epilayers was unavoidable. As shown in Fig. 2, the relaxation of the films led to a shift of the SiGe peak to higher rocking angle, which the result was similar to that of Sakai et al. [18]. On the other hand, the curve annealed at  $1000\text{ }^\circ\text{C}$  appeared a new peak, which it could be attributed to the high temperature of  $1000\text{ }^\circ\text{C}$  leading to the phase transformation. Besides, the other readily observable




Fig. 2. The XRD spectra of the  $\text{Si}_{0.8}\text{Ge}_{0.2}$  thin films with different annealing temperatures.




Fig. 3. The angular separation between SiGe (0 0 4) and Si (0 0 4) peaks as a function of annealing temperatures.




Fig. 4. The relationship between crystalline size of SiGe epilayer and annealing temperatures.

phenomenon was the change of the relative positions of Si (0 0 4) and SiGe (0 0 4) peaks. Fig. 3 indicates that the epilayers gradually reduce lattice-mismatch to the underlying substrate. The measured results showed that the angular separation

decreased as the annealing temperature increased, and the results were agreeable with that of Zheng et al. [19].

The heat treatments led to a change in grain size of the thin films. The average grain size of the SiGe thin films was




Fig. 5. AFM images of SiGe thin films in (a) as grown, and annealed at various annealing temperatures (b) 400 °C, (c) 600 °C and (d) 800 °C.

evaluated using the Scherrer equation as follows [20]:

$$L = \frac{K\lambda}{B \cos \theta} \quad (1)$$

where  $L$  represents the linear dimension of grain size,  $B$  is the full-width-half-max of the peak,  $\lambda$  is the wavelength of the incident X-rays (using  $\lambda = 0.154$  nm X-ray),  $\theta$  is the Bragg angle and  $K$  is a numerical constant value 0.93. According to Eq. (1), the average grain size of the SiGe epilayers could be yielded, and the results were presented in Fig. 4. The investigation showed that the average grain size of the SiGe epilayers was 53.3 nm before annealing and was 53.9, 55.1 and 58 nm after the annealing at 400, 600 and 800 °C, respectively. Thereby, the crystal size of the SiGe epilayers increased as the annealing temperature increased.

The electronic transport characteristics depend on the surface roughness of the SiGe thin films. Thin films with poor surface morphology will strongly degrade the performance of electronic devices [21]. The very smooth surface topography in SiGe epilayer is quite essential. Unfortunately, the relaxation of thin film will lead to induce more defects such as dislocation [22]. However, depending on heat treatment can decrease surface roughness in thin films. It may attribute to that annealing process reduced the density of crystal defects, such as threading dislocation and misfit dislocation [23]. Therefore, as shown in Fig. 5, we used AFM to measure the morphology of  $\text{Si}_{0.8}\text{Ge}_{0.2}$  epitaxial layers with different annealing temperature. In our study, the  $1 \mu\text{m}^2$  area was observed and the root mean square (rms) roughness of the SiGe thin films was measured. The result showed the rms roughness of the SiGe films was 0.73 nm before annealing and was 0.46 nm after annealing at 800 °C.

The strong interfacial adhesion strength for the functional thin films is essential. Thin film with poor interfacial adhesion strength will lead to the uncertain performance and premature failure of electronic devices. The interfacial adhesion strength of the SiGe thin films relies on the heat treatments. The adhesion strength tester was utilized to measure the interfacial adhesion strength of the SiGe thin films. Fig. 6 depicts the relationship between the interfacial adhesion strength and annealing




Fig. 6. Interfacial adhesion strength in SiGe thin films versus annealing temperature.

temperature for the SiGe films. The measured results revealed that the SiGe epilayers had an adhesion strength of  $476 \pm 9$  kg/cm<sup>2</sup> before annealing and an adhesion strength of  $578 \pm 12$  kg/cm<sup>2</sup> after annealing at 800 °C. The interfacial adhesion strength of the SiGe films increased gradually with increasing annealing temperature. The SiGe epilayer has higher interfacial adhesion strength at a higher annealing temperature of 800 °C.

The  $\text{Si}_{0.75}\text{Ge}_{0.25}$  film, presented by Bang et al. [24], was deposited on silicon substrate with  $\text{SiO}_2$  of 1000 Å, which the average grain size of the film was 73 nm after annealing at 650 °C. Wang et al. [25] used the ion beam sputtering to deposit the SiGe films on n-Si substrate, and the average grain size of the SiGe films was 34.5 nm after annealing at 800 °C. A comparison of the above literatures, the average grain size of this work (58 nm) is larger than that of Buca et al. [26]. The SiGe films, proposed by Buca et al. [26], were grown on silicon substrate by the chemical vapor deposition, and the rms roughness of the SiGe films was 0.6 nm after an annealing of 850 °C. Sheng et al. [11] employed UHVCVD to grow the SiGe films on SiGe substrate, which the films had an rms roughness of 0.267 nm. Comparing with Buca et al. [26] and Sheng et al. [11], the rms roughness of this work (0.43 nm) exceeds that of Buca et al. [26].

#### 4. Conclusion

In summary, as the experimental result indicated, we successfully improved the material properties of the SiGe epilayers. The HRXRD, AFM and interfacial adhesion tester, were employed to measure the materials properties of the SiGe epilayers. The experimental results revealed that the SiGe epilayers had an average grain size of 53.3 nm before annealing and an average grain size of 58 nm after annealing at 800 °C. The rms roughness of the SiGe epilayers was 0.73 nm before annealing and 0.43 nm after annealing of 800 °C. The interfacial adhesion strength of the SiGe epilayers was  $476 \pm 9$  kg/cm<sup>2</sup> before annealing and  $578 \pm 12$  kg/cm<sup>2</sup> after annealing at 800 °C. The SiGe epilayers reduced lattice-mismatch to the silicon substrate depending on the annealing process. The average grain size and interfacial adhesion strength of the SiGe epilayers increased with increasing annealing temperature. The surface roughness of the SiGe epilayers decreased with increasing annealing temperature.

#### Acknowledgments

The authors would like to thank Ming-Hsin Cheng for useful discussions, Shih-Chiang Chuang for UHVCVD and Cheng-Chin Cheng for HRXRD in National Nano Device Laboratories and National Science Council of the Republic of China for financially supporting this research under contract no. NSC 95-2221-E-005-043-MY2.

#### References

- [1] D.Z. Peng, T.C. Chang, P.S. Shih, H.W. Zan, T.Y. Huang, C.Y. Chang, P.T. Liu, Appl. Phys. Lett. 81 (2002) 4763.

- [2] M. Mitsui, K. Arimoto, J. Yamanaka, K. Nakagawa, K. Sawano, Y. Shiraki, *Appl. Phys. Lett.* 89 (2006) 192102.
- [3] V.D. Juncu, I. Kallfass, R. Sloan, J.V. Hatfield, *Electronics Lett.* 40 (2004) 772.
- [4] M.J. Rack, T.J. Thornton, D.K. Ferry, J. Huffman, R. Westhoff, *Solid-State Electronics* 45 (2001) 1199.
- [5] J. Fu, K. Bach, *IEEE Trans. Electron. Devices* 53 (2006) 844.
- [6] S.H. Olsen, P. Dobrosz, E. Escobedo-Cousin, S.J. Bull, A.G. O'Neill, *Mater. Sci. Eng. B* 124 (2005) 107.
- [7] K. Washio, E. Ohue, K. Oda, R. Hayami, M. Tanabe, H. Shimamoto, T. Masuda, K. Ohhata, M. Kondo, *Thin Solid Films* 369 (2000) 352.
- [8] M. Dion, D.C. Houghton, N.L. Rowell, D.D. Perovic, G.C. Aers, S.J. Rolfe, G.I. Sproule, J.R. Phillips, *Thin Solid Films* 321 (1998) 167.
- [9] Y.H. Kuo, Y.K. Lee, Y. Ge, S. Ren, J.E. Roth, T.I. Kamins, D.A.B. Miller, J.S. Harris, *Nat. Lett.* 437 (2005) 1334.
- [10] S.W. Lee, H.C. Chen, L.J. Chen, Y.H. Peng, C.H. Kuan, H.H. Cheng, *J. Appl. Phys.* 92 (2002) 6880.
- [11] S.R. Sheng, M. Dion, N.L. Rowell, *J. Vac. Sci. Technol. A* 20 (2002) 1120.
- [12] H. Watakabe, T. Sameshima, H. Kanno, T. Sadoh, M. Miyao, *J. Appl. Phys.* 95 (2004) 6457.
- [13] B.S. Meyerson, *Appl. Phys. Lett.* 48 (1986) 797.
- [14] X. Xu, H. Kweh, Z. Zhang, Z. Liu, W. Zhou, W. Zhang, P. Qian, *Appl. Surf. Sci.* 252 (2006) 7594.
- [15] T.H. Loh, H.S. Nguyen, C.H. Tung, A.D. Trigg, G.Q. Lo, N. Balasubramanian, D.L. Kwong, S. Tripathy, *Appl. Phys. Lett.* 90 (2007) 92108.
- [16] M. Halbwax, D. Bouchier, V. Yam, D. Debarre, L.H. Nguyen, Y. Zheng, P. Rosner, M. Benamara, H.P. Strunk, C. Clerc, *J. Appl. Phys.* 97 (2005) 64907.
- [17] D.C. Houghton, *J. Appl. Phys.* 70 (1991) 2136.
- [18] A. Sakai, K. Sugimoto, T. Yamamoto, M. Okada, H. Ikeda, Y. Yasuda, S. Zaima, *Appl. Phys. Lett.* 79 (2001) 3398.
- [19] S. Zheng, M. Kawashima, M. Mori, T. Tambo, C. Tatsuyama, *Thin Solid Films* 508 (2006) 156.
- [20] A.L. Patterson, *Phys. Rev.* 56 (1939) 978.
- [21] R.M. Feenstra, M.A. Lutz, F. Stern, K. Ismail, P.M. Mooney, F.K. LeGoues, C. Stanis, J.O. Chu, B.S. Meyerson, *J. Vac. Sci. Technol. B* 13 (1995) 1608.
- [22] A. Souifi, O. De Barros, G. Brémond, B.L. Tron, M. Mouis, G. Vincent, P. Ashburn, *J. Vac. Sci. Technol. B* 16 (1998) 1745.
- [23] E.A. Fitzgerald, S.B. Samavedam, *Thin Solid Films* 294 (1997) 3.
- [24] D.S. Bang, M. Cao, A. Wang, K.C. Saraswat, *Appl. Phys. Lett.* 66 (1995) 195.
- [25] G. Wang, G. Ru, J. Zhang, J. Cao, B. Li, *Chin. J. Semicond.* 27 (2006) 846.
- [26] D. Buca, M.J. Mörschbacher, B. Holländer, M. Luysberg, R. Loo, M. Caymax, S. Mantl, *Mater. Res. Soc. Symp. Proc.* 809 (2004), B1.6.1.