

行政院國家科學委員會補助專題研究計畫  成果報告  
 期中進度報告

高效能固態硬碟管理方法暨存取策略

計畫類別： 個別型計畫  整合型計畫

計畫編號：98-2221-E-009-157-MY3

執行期間：100年8月1日至101年7月30日

執行機構及系所：國立交通大學資訊工程系

計畫主持人：張立平

共同主持人：

計畫參與人員：毛超遠，黃鼎傑，黃聖閔，洪政猷

成果報告類型(依經費核定清單規定繳交)： 精簡報告  完整報告

本計畫除繳交成果報告外，另須繳交以下出國心得報告：

赴國外出差或研習心得報告

赴大陸地區出差或研習心得報告

出席國際學術會議心得報告

國際合作研究計畫國外研究報告

處理方式：除列管計畫及下列情形者外，得立即公開查詢

涉及專利或其他智慧財產權， 一年  二年後可公開查詢

中華民國 101 年 10 月 24 日

行政院國家科學委員會專題研究計畫成果報告

計畫名稱：嵌入式網路通訊裝置評比技術與工具之研發 - 子計畫四：  
嵌入式網路通訊裝置儲存裝置效能評比基準與工具之研發  
計畫編號：NSC 98-2220-E-009-048-  
執行期限：2009 年 8 月 1 日至 2010 年 7 月 31 日  
主持人：張立平  
計畫參與人員：郭晉廷，黃莉君，黃偉杰，黃義勛  
國立交通大學資訊工程系

## 摘要

經過近三年市場嚴厲的驗證之後，固態硬碟的可行性與優勢已經越來越明朗。而固態硬碟目前也清楚地走向兩個極端，一個是消費性電子產品中的記憶卡，另一端則是高效能或者企業等級的固態硬碟。本計劃在三年工作之中，針對固態硬碟的效能與使用壽命的議題作了深入的研究，開發了（一）寫入緩衝管理演算法、（二）多通道管理演算法、以及（三）多通道平均磨損演算法。本期末報告，將以第三年的成果為主（平均磨損演算法），前兩年的成果則可參照先前年度的期中報告。

Keyword：固態硬碟，快閃記憶體，寫入緩衝，多通道架構，平均磨損。

## Abstract

Solid-state disks had succeeded the past three years in the market of consumer electronics, personal computing, and enterprise computing. There are two future directions of flash storage devices: consumer-level storage cards and high-performance solid-state disks. This project aims at the performance and lifetime issues of solid-state disks. In the duration of this three-year work, we have successfully developed 1) a write-buffer management algorithm, 2) a channel management algorithm, and 3) a wear-leveling algorithm for high-end flash storage. This final report will be focused on the third year result, i.e., the wear-leveling algorithm. For the results of the first two year work, please refer to the mid-term reports.

**Key word : Solid-state disks, flash memory, write buffer, multichannel architectures, wear leveling.**

## 國科會補助專題研究計畫成果報告自評表

請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。

1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估

- 達成目標
- 未達成目標（請說明，以 100 字為限）
- 實驗失敗
  - 因故實驗中斷
  - 其他原因

說明：

2. 研究成果在學術期刊發表或申請專利等情形：

- 論文： 已發表  未發表之文稿  撰寫中  無
- 專利： 已獲得  申請中  無
- 技轉： 已技轉  洽談中  無
- 其他：（以 100 字為限）

本計畫之學術成果包括三篇國際會議論文以及兩篇國際期刊論文。其中包括頂尖的國際會議 Design Automation Conference 以及頂尖的國際期刊 ACM Transactions on Embedded Computing Systems。

3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以500字為限）

本計劃三年來執行的方向與計劃書規劃的走向相當一致，是為研究固態硬碟內部設計之關鍵議題，包括平均磨損、寫入緩衝、多通道管理等等。就以學術研究而言，本計劃之成果共發表三篇國際會議論文以及兩篇國際期刊論文（如下表所示）。其中包括頂尖的國際會議 Design Automation Conference 以及頂尖的國際期刊 ACM Transactions on Embedded Computing Systems。

就以應用價值方面，本計畫執行的相關成果，亦衍生出相關的產學合作主題與成果。如 99 年與創意電子、以及 100 年與建興電子之建教合作案。該兩岸皆成功地為業界提昇固態硬碟產品內快閃記憶體管理演算法的設計，並且達成進一步的效能提昇。

本計劃執行結果已經發表為下列論文

1. Li-Pin Chang, Tung-Yang Chou, and Li-Chun Huang, "An Adaptive, Low-Cost Wear-Leveling Algorithm for Multichannel Solid-State Disks," ACM Transactions on Embedded Computing Systems, accepted for publication.
2. Li-Pin Chang and Chen-Yi Wen, "Reducing Asynchrony in Channel Garbage-Collection for Improving Internal Parallelism of SSDs," ACM Transactions on Embedded Computing Systems, accepted for publication.
3. Li-Pin Chang, Yi-Hsun Huang, Chen-Yi Wen, "On the Management of Multichannel Architectures of Solid-State Disks," the 9th IEEE/ACM Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia), 2011.
4. Li-Pin Chang and Yo-Chuan Su, "Plugging versus Logging: A New Approach to Write Buffer Management for Solid-State Disks," The 48-th Design Automation Conference (DAC), 2011.
5. Li-Pin Chang and Li-Chun Huang, "A Low-Cost Wear-Leveling Algorithm for Block-Mapping Solid-State Disks," ACM Conference on Languages, Compilers, Tools and Theory for Embedded Systems (ACM LCTES), 2011.

## Final Report of 98-2221-E-009-157-MY3: Data management and access policies for high-performance solid-state disks

Principle Investigator: Li-Pin Chang, National Chiao-Tung University

Solid-state disks had succeeded the past three years in the market of consumer electronics, personal computing, and enterprise computing. There are two future directions of flash storage devices: consumer-level storage cards and high-performance solid-state disks. This project aims at the performance and lifetime issues of solid-state disks. In the duration of this three-year work, we have successfully developed 1) a write-buffer management algorithm, 2) a channel management algorithm, and 3) a wear-leveling algorithm for high-end flash storage. This final report will be focused on the third year result, i.e., the wear-leveling algorithm. For the results of the first two year work, please refer to the mid-term reports.

Additional Key Words and Phrases: Solid-state disks, flash memory, write buffer, multichannel architectures, wear leveling.

### 1. INTRODUCTION

Solid-state disks employ flash memory as their storage medium. The physical characteristics of flash memory differ from those of hard drives, necessitating new methods for data accessing. Solid-state disks hide flash memory from host systems by emulating a collection of logical sectors, allowing systems to switch from a hard drive to a solid-state disk without modifying any existing software and hardware. Solid-state disks are superior to traditional hard drives in terms of shock resistance, energy conservation, random-access performance, and heat dissipation, attracting vendors to deploy such storage devices in laptops, smart phones, and portable media players.

Flash memory is a kind of erase-before-write memory. Because any one part of flash memory can only withstand a limited number of write-erase cycles, approximately 100K cycles under the current technology [Samsung Electronics 2006], frequent erase operations can prematurely retire a region in flash memory. This limitation affects the lifetime of solid-state disks in applications such as laptops and desktop PCs, which write disks at very high frequencies. Even worse, recent advances in flash manufacturing technologies exaggerate this lifetime issue. In an attempt to break the entry-cost barrier, modern flash devices now use multilevel cells for double or even triple density. Compared to standard single-level-cell flash, multilevel-cell flash degrades the erase endurance by one or two orders of magnitude [Samsung Electronics 2008].

Without wear leveling, localities of data access inevitably degrade wear evenness of flash memory in solid-state disks. Partially wearing out a piece of flash memory not only decreases its total effective capacity, but also increases the frequency of flash erase for free-space management, which further speeds up the wearing out of the rest of the flash memory. A solid-state drive ceases to function when the amount of its worn-out space in flash exceeds what the drive can manage. Wear-leveling techniques ensure that the entire flash wears evenly, postponing the first appearance of a worn-out memory region. However, wear leveling is not free, as it moves data around in flash to prevent solid-state disks from excessively wearing any one part of the memory. As reported in [Chang et al. 2010], these extra data movements can increase the total number of erase operations by ten percent.

Wear-leveling algorithms include rules defining when data movement is necessary and where the data to move to/from. These rules monitor wear in the entire flash, and intervene when the flash wear develops unbalanced. Wear-leveling algorithms are part of the firmware of solid-state disks, and thus they are subject to crucial resource constraints of RAM space and execution speeds of solid-state disks' microcontrollers (or

simply controller)<sup>1</sup>. Prior research explores various wear-leveling designs under such tight resource budgets, revealing three major design challenges: First, monitoring the entire flash's wear requires considerable time and space overheads, which many controllers in present solid-state disks cannot afford. Second, algorithm tuning for host-workload adaption and performance definition requires prior knowledge of flash access patterns, on-line human intervention, or both. Third, high implementation complexity discourages firmware programmers from adopting sophisticated algorithms.

Prior methods sort flash erase units in terms of their wear information. This requires efficient access to the wear information of arbitrary erase units, and thus these methods copy the wear information of the entire flash from flash to the RAM of the disk controllers. However, many controllers at the present time cannot afford this RAM space overhead. Chang et al. [Chang and Du 2009] proposed caching only portions of wear information in RAM. However, the miss penalty and write-back overhead of the cache can scale up the volume of flash-write traffic by up to 10%. Instead of storing the wear information of all flash erase units in RAM, Jung et al. [Jung et al. 2007] proposed using the average wear of large flash regions. Nevertheless, the low-resolution wear information suffers from distortion whenever flash wearing is severely biased. Chang et al. [Chang et al. 2010] introduced a bitmap that indicates whether a flash erase unit is recently erased or not. However, using the recent erase history can blind wear-leveling algorithms because the recency and frequency of erasing operations on flash erase units are mutually independent.

Existing wear-leveling designs subject wear evenness to tunable threshold parameters [Chang et al. 2010; Chang and Du 2009; Jung et al. 2007; Agrawal et al. 2008]. The system environment in which wear leveling takes place includes many conditions, such as flash-translation layer designs, flash geometry, and host disk workloads. Existing approaches require human intervention or prior knowledge of the system environment for threshold setting. However, there are problems of using manually tuned threshold. A wear-leveling algorithm may have good performance with a threshold in a system environment, but with the same threshold it can cause unexpectedly high wear-leveling overhead or unsatisfactory wear evenness in a different system environment.

From a firmware point of view, implementation complexity primarily involves the applicability of wear-leveling algorithms. The dual-pool algorithm [Chang and Du 2009] uses five priority queues of wear information and a caching method to reduce the RAM footprints of these queues. The group-based algorithm [Jung et al. 2007] and the static wear-leveling algorithm [Chang et al. 2010] add extra data structures to maintain coarse-grained wear information and the recent history of flash wear, respectively. These approaches ignore the information already available in the disk-emulation algorithm, which is a firmware module accompanying wear leveling, and unnecessarily increase their design complexity.

This study presents a new wear-leveling design, called the lazy wear-leveling algorithm, to tackle the three design challenges mentioned above. First, this design stores only a RAM-resident counter indicating the average wear of the entire flash, achieving a tiny RAM footprint. Second, even though this algorithm uses a threshold parameter, it adopts an analytical model to estimate the overhead increase ratio with respect to different threshold settings, and then automatically selects a threshold for good balance between wear evenness and overhead. Third, the proposed algorithm utilizes the address-mapping information available in the disk-emulation algorithm, eliminating the need for adding extra data structures for wear leveling. Our approach is called *lazy*

---

<sup>1</sup>For example, the GP5086 SSD controller from Global Unichip was rated at 150 MHz and has 64 KB of SRAM for binary executables, data, and mapping tables [Global Unichip Corp. 2009].

because it does not perform proactive data movement in contrast to the static wear-leveling algorithm, and it tries not to intervene in flash wear unless wear leveling is cost effective.

Modern solid-state disks equip with multiple channels for parallel flash operations. In this study, a channel refers to a logical unit that independently processes flash commands and transfers data. Multichannel designs boost the write throughput but introduce unbalanced wear of flash erase units among channels. Prior work address this issue by dispatching write requests to channels on a page-by-page basis [Chang and Kuo 2002; Dirik and Jacob 2009] (a page is the smallest read/write unit of flash). Dispatching data at the page level requires page-level mapping, whose implementation requires considerable RAM space for large flash. Additionally, this approach could map logically consecutive data to the same channel and degrade the channel-level parallelism in sequential read requests. This study introduces a novel channel-level wear leveling strategy based on the concept of reaching “eventually even” channel lifetimes. The basic idea is to align channels’ lifetime expectancies by re-mapping data among channels. The proposed approach has many benefits, including 1) it does not require a channel-level threshold for wear leveling, 2) it incurs very limited overhead, and 3) it requires only a small RAM-resident data structure.

In summary, this study has the following contributions:

1. An efficient block wear-leveling algorithm with a tiny RAM footprint.
2. A dynamic threshold-adjusting strategy for block wear leveling.
3. An algorithm for wear leveling at the channel level.

The rest of this paper is organized as follows: Section 2 reviews flash characteristics and prior work on flash translation and wear leveling. Section 3 presents a block-level wear-leveling algorithm, and Section 4 describes an adaptive tuning strategy for this algorithm. Section 5 introduces a strategy for wear leveling at the channel level. Section 7 concludes this paper.

## 2. PROBLEM FORMULATION

### 2.1. Flash Management

*2.1.1. Flash-Memory Characteristics.* Solid-state disks use NAND flash memory (flash memory for short) as their storage medium. A piece of flash memory is a physical array of *blocks*, and each block contains the same number of *pages*. Typically a flash page is of 2048 plus 64 bytes. The 2048-byte portion stores user data, while the 64 bytes is a spare area for mapping information, block aging information, error-correcting code, etc. Flash memory reads and writes in terms of pages, and overwriting a page requires erasing. Flash erases in terms of blocks, each of which consists of 64 pages. Under the current technology, a flash block can only sustain a limited number of write-erase cycles before it becomes unreliable. A single-level-cell flash block endures 100K cycles [Samsung Electronics 2006], while this limit is 10K or less in multilevel-cell flash [Samsung Electronics 2008].

Solid-state disks emulate disk geometry using a firmware layer called the flash-translation layer (FTL). FTLs update existing data out of place and invalidate old copies of the data to avoid erasing a flash block every time before rewriting a piece of data. Thus, FTLs require a mapping scheme to translate disk sector numbers into physical flash addresses. Updating data out of place consumes free space in flash, and FTLs must recycle flash space occupied by invalid data with erase operations. Before erasing a block, FTLs copy all valid data from this block to other free space. *Garbage collection* refers to a series of copy and erase operations for reclaiming free space.




Fig. 1. Two flash-translation layer designs based on hybrid mapping. (a) The set-associative mapping scheme with  $N=2$  and  $K=2$ . Every group has two logical blocks and a group is allocated to up to two log blocks. (b) The fully-associative mapping scheme. All logical blocks are in one big group and all the log blocks are shared by the logical blocks in this big group.

**2.1.2. Flash Translation Layers (FTLs).** Flash-translation layers are part of the firmware in solid-state disks. They use RAM-resident index structures to translate logical page numbers into physical flash locations. Mapping resolutions have direct impact on RAM-space requirements and write performance. Many entry-level flash-storage devices like USB thumb drives adopt block-level mapping, which requires only small mapping structures. However, low-resolution mapping suffers from slow response when servicing small write requests. Page-level mapping [Gupta et al. 2009] better handles random write requests, but requires large mapping structures, making its implementation difficult when flash capacity is high. This paper considers logical pages as the smallest mapping unit as large as a flash page.

Hybrid mapping combines both page and block mapping. This method groups consecutive logical pages into logical blocks as large as physical blocks. It maps logical blocks to physical blocks on a one-to-one basis using a *block-mapping table*. If a physical block is mapped to a logical block, then this physical block is called the *data block* of this logical block. Initially, physical blocks other than data blocks are *spare blocks*. Hybrid mapping uses spare blocks as *log blocks* to serve page updates, and uses a *page mapping table* to redirect read requests to the latest versions of data in the log blocks.

Figures 1(a) and 1(b) show two different FTL designs using hybrid mapping. Hybrid mapping creates groups of logical blocks and allocate (flash) spare blocks as log blocks for these logical-block groups. Let  $lbn$  and  $pbn$  stand for a logical-block number and a physical-block number, respectively. Let  $lpn$  represent a logical-page number, and let  $disp$  be the block offset in terms of pages. The bold boxes stand for physical blocks, each of which has four pages. The numbers in the pages indicate the  $lpns$  of their storage data. The BMT and the PMT are the block-mapping table and the page-mapping table, respectively. In Fig. 1(a), every group has two logical blocks, while a group can be allocated to up to two log blocks. This mapping scheme, developed by Park et al. [Park et al. 2008], is called set-associative mapping (SAST). This scheme uses two parameters  $N$  and  $K$  to specify the group size and the largest number of log blocks that a group can have, respectively. Figure 1(b) depicts another mapping scheme, developed by Lee et al. [Lee et al. 2007], called fully-associative mapping (FAST). This method put all logical blocks in one big group, and has all the logical blocks in this big group share all the log blocks.

The FTL consumes spare blocks for serving incoming write requests. When the amount of spare blocks becomes low, the FTL starts erasing log blocks. Before erasing a log block, the FTL finds all logical blocks related to the valid data in this log

Table I. Comparison of existing algorithms for block-level wear leveling.

| Algorithm   | Principle            | RAM-resident data structures required   | Threshold tuning |
|---|----------------------|---|------------------|
| Static wear leveling [Chang et al. 2010]          | Static wear leveling | A block erase bitmap  | Manual           |
| Group wear leveling [Jung et al. 2007]            | Hot-cold swapping    | Average erase counts of block groups  | Manual           |
| Dual-pool wear leveling [Chang and Du 2009]       | Cold-data migration  | All blocks' erase counts and their recent erase counts  | Manual           |
| Remaining-lifetime leveling [Agrawal et al. 2008] | Cold-data migration  | All blocks' age information (remaining lifetimes) and block-data temperature (update frequencies) | Manual           |
| Lazy wear leveling (this study)                   | Cold-data migration  | An average erase count of all blocks  | Automatic        |

block. For each of the found logical block, the FTL collects valid data from the log block and the data block of this logical block, copies these valid data to a new spare block, and re-maps the logical block to the copy-destination spare block. Finally, the FTL erases all the involved data blocks and the log blocks into spare blocks. This procedure is referred to as merge operations or garbage collection. For example, in Fig. 1(a), for garbage collection the FTL collects the valid data scattered in the data blocks at *pbns* 0 and 2 and in the log blocks at *pbns* 6 and 3, write them to the spare blocks at *pbns* 7 and 8, and then erases the four old flash blocks at *pbns* 0, 2, 6, and 3 into spare blocks.

Hybrid mapping FTLs exhibit some common behaviors in the garbage-collection process regardless of their designs, i.e., garbage collection never involves a data block if none of its page data have been updated. In Fig. 1(a), erasing the data blocks at *pbn* 5 cannot reclaim any free space. Similarly, in Fig. 1(b), erasing any of the log blocks does not involve the data block at *pbn* 5. This is a potential cause of uneven flash wear.

## 2.2. The Need for Wear Leveling

This section first introduces prior methods, discusses their drawbacks, and then point out how the method to be proposed improves upon these shortcomings.

*2.2.1. Block-Level Wear Leveling.* Block-level wear leveling considers the wear evenness of a collection of flash blocks. Let the *erase count* of a flash block denote how many write-erase cycles this block has undergone. There have been three representative techniques for this problem: Static wear leveling, Hot-cold swapping, and Cold-data migration. Static wear leveling moves static/immutable data away from lesser worn flash blocks, encouraging the flash-translation layer to start erasing these blocks. Flash vendors including Micron [Micron<sup>®</sup> 2008] and Spansion [Spansion<sup>®</sup> 2008] recommend using this approach. Chang et al. [Chang et al. 2010] described a design of Static wear leveling. However, Chang and Du [Chang and Du 2009] found Static wear leveling failed to achieve even block wear on the long-term, because Static wear leveling could 1) move static/immutable data back and forth among lesser worn blocks and 2) erase a flash block even if its erase count is relatively large. Hot-cold swapping exchanges data in a lesser worn block with data from a badly worn block. Jung et al. [Jung et al. 2007] presented a hot-cold swapping design. However, because the oldest block has a very large (and perhaps still the largest) erase count, Chang and Du [Chang and Du 2009] found that Hot-cold swapping risks erasing the most worn flash block pathologically.

Cold-data migration relocates infrequently updated data (i.e., cold data) to excessively worn blocks to protect these blocks against garbage collection. Preventing badly-worn blocks from aging further is not equal to increasing the wear of lesser-worn blocks

(as Static wear leveling does). This is because frequently updated data occupy only a small portion of the disk space. Prior work reported that the disk fullness of productive systems was only about forty percent [Agrawal et al. 2007]. In other words, to stop aging the small amount of badly-worn flash blocks mapped to frequently updated data is more efficient than to start wearing the large amount of lesser-worn flash blocks. Cold-data migration has been proven more effective than Static wear leveling and Hot-cold swapping [Agrawal et al. 2008; Chang and Du 2009]. Based on Cold-data migration, Agrawal et al. [Agrawal et al. 2008] proposed storing the remaining lifetimes and data temperatures of all flash blocks in RAM, and Chang and Du [Chang and Du 2009] proposed storing all blocks' erase counts and their recent erase counts in RAM. These designs, however, impose large RAM-space requirements on disk controllers. Consider a 32 GB flash-storage device with 512 KB flash blocks, storing a four-byte wear information for every block costs the disk controller 256 KB of RAM. This figure is higher than that a typical disk controller can afford (64 KB, mentioned in the Introduction section). Reducing the RAM footprint is always beneficial no matter how much RAM the controller can afford, because the saved RAM space can be used by the mapping tables and the disk write buffer. Table I is a summary of comparison among prior methods and our algorithm. Our design stores only an average erase count in RAM, achieving a tiny RAM footprint. However, our design does not sacrifice wear-leveling performance to footprint reduction. Our experimental results will show that it outperforms existing methods in almost all cases.

Block-level wear leveling controls the wear variance in all flash blocks within an acceptable threshold. Existing approaches have different definitions of this variance: Chang et al. [Chang et al. 2010] adopted the ratio of the total erase count to the total number of the recently erased blocks, Jung et al. [Jung et al. 2007] and Chang and Du [Chang and Du 2009] used the difference among blocks' erase counts, and Agrawal et al. [Agrawal et al. 2008] employed the difference among blocks' remaining lifetimes. With a smaller threshold, wear leveling aims at a more level wear in flash blocks, but inevitably introduces more frequent data movement. Wear leveling overhead can be affected by many conditions of flash management, including the host workload, flash-translation layer, flash geometry, and flash capacity.

Unfortunately, it is almost impossible to find a universally applicable threshold setting for various applications of flash storage. For example, in our two tests with Dual-pool algorithm [Chang and Du 2009] with a threshold of 14, under the workloads of a multimedia appliance and a Windows desktop, it increased the total erase count by 0.8% and 3.9% while the resultant standard deviations of all blocks' erase counts were 5.4 and 10.5, respectively. The latter case shows that the same threshold setting resulted more data movement but not achieved a better wear evenness. This study identifies that the overhead of wear leveling is not linearly related to the threshold value, and the overhead will significantly increase when the threshold is becoming smaller than a certain critical value. This critical threshold value will be different for various conditions of flash management. Thus, we propose subjecting the threshold value to the overhead increase ratio, and introduce a runtime strategy that dynamically sets the threshold value to the critical value.

*2.2.2. Channel-Level Wear Leveling.* In this study, a channel refers to a logical unit that independently processes flash commands and transfers data. Channel-level wear leveling is concerned with the wear evenness of flash blocks from different channels. This issue is closely related channel binding of logical pages, i.e., the allocation of free flash pages to host data. Dynamic channel binding globally manages free pages across all channels. Chang and Kuo [Chang and Kuo 2002] proposed dispatching page write requests to channels based on the update frequencies of these page data. Dirik et al.

[Dirik and Jacob 2009] proposed allocating channels to incoming page write requests using the round-robin policy. Even though dynamic channel binding has better flexibility of balancing the block wear across all channels, it has two drawbacks: 1) it adds extra channel-level mapping information to every logical page, resulting in larger mapping tables and 2) it could map consecutive logical pages to the same channel, severely degrading the channel-level parallelism in sequential-read requests.

Instead of dynamic channel binding, this study considers static channel binding. Static channel binding uses fixed mapping between logical pages and channels. With static mapping, effectively every channel manages its free flash pages with its own instance of flash-translation layer. The most common strategy for static channel binding is the RAID-0-style striping [Agrawal et al. 2008; Park et al. 2010; Seong et al. 2010]. RAID-0 striping achieves the maximum channel-level parallelism in sequential read because it maps a collection of consecutive logical pages to the largest number of channels. We must point out that RAID-0 striping cannot automatically achieve wear leveling at the channel level. This is because, as reported in [Chang 2010], hot data (frequently updated data) are small, usually between 4 KB and 16 KB. RAID-0 striping statically binds small and hot data to some particular channels, resulting in imbalanced write traffics among channels. We found that, under the disk workload of a Windows desktop, a four-channel architecture had a largest and a smallest fractions of channel-write traffic of 28% and 23%, respectively. Thus, flash blocks from different channels wear at different rates. Extending the scope of block-level wear leveling to the entire storage device is not a feasible solution here, because it requires dynamic channel binding.

### 3. BLOCK-LEVEL WEAR LEVELING

This section presents an algorithm for wear leveling at the block level. This algorithm does not deal with channels so logically all flash blocks are in the same channel.

#### 3.1. Observations

This section defines some key terms for the purpose of presenting our wear-leveling algorithm in later sections. Let the *update recency* of a logical block denote the time length between the current time and the latest update to this logical block. The update recency of a logical block is high if its latest update is more recent than the average update recency. Otherwise, its update recency is low. Analogously, let the *erase recency* of a physical block be the time length since the latest erase operation on this block. Thus, immediately after garbage collection erases a physical block, this block has the highest erase recency. A physical block is a *senior block* if its erase count is larger than the average erase count. Otherwise, it is a *junior block*.

Temporal localities of updating logical blocks affect the wear of physical blocks. As previously mentioned, if a physical block is mapped to an unmodified logical block, then garbage collection will avoid erasing this physical block. On the other hand, updates to logical blocks produce invalid data in flash blocks, and thus physical blocks mapped to recently modified logical blocks are good candidates for garbage collection. After a physical block is erased by garbage collection, it either serves a data block or a log block. Either way, this physical block is again related to recently modified logical blocks. So if a physical block has a high erase recency, then it will quickly accumulate many erase counts. Conversely, physical blocks lose momentum in increasing their erase counts if they are mapped to logical blocks having low update recency.

Figure 2 provides an example of eight physical blocks' erase recency and erase counts. Upward arrows mark physical blocks recently increasing their erase counts, while an equal sign indicates otherwise. Block *a* is a senior block with a high erase recency, while block *d* is a senior block but has a low erase recency. The junior block




Fig. 2. Physical blocks and their erase recency and erase counts. An upward arrow indicates that a block is recently increasing its erase count.

$h$  has a high erase recency, while the erase recency of the junior block  $e$  is low. Blocks should keep their erase counts close to the average. Two kinds of block wear can require intervention from wear leveling. First, the junior blocks  $e$  and  $f$  have not recently increased their erase counts. As their erase counts fall below the average, wear leveling has them start participating in garbage collection. Second, the senior blocks  $a$  and  $b$  are still increasing their erase counts. Wear leveling has garbage collection stop further wear in these two senior blocks.

### 3.2. The Lazy Wear-Leveling Algorithm

This study proposes a new wear-leveling algorithm based on a simple principle: whenever a senior block's erase recency becomes high, re-locate (i.e., re-map) a logical block having a low update recency to this senior block. This algorithm, called the *lazy wear-leveling algorithm*, is named after its passive reaction to excessive flash wear.

Lazy wear leveling must be aware of the recent wear of all senior blocks, because senior blocks retire before junior blocks. However, physical blocks boost their erase recency only via garbage collection. The flash-translation layer can notify Lazy wear leveling of its decision on victim selection. This way, Lazy wear leveling captures senior blocks whenever their erase recency become high without repeatedly checking all senior blocks' wear information.

How to prevent senior blocks from further aging is closely related to the behaviors of garbage collection. As previously mentioned in Section 2.2, if a logical block has a low update recency, then garbage collection has no interest in erasing the flash block(s) mapped to it. Therefore, re-mapping logical blocks of low update recency is a key to prevent senior blocks from aging further. Lazy wear leveling considers logical blocks not related to any page-mapping information as having low update recency, because recent updates to logical blocks leave mapping information in the the page-mapping table. The logical blocks at  $lbn$  3 in Fig. 1(a) and 1(b) are such examples.

To re-map a logical block from one physical block to another, Lazy wear leveling moves all valid data from the source physical block to the destination physical block. Junior blocks are the most common kind of source blocks, e.g., blocks  $e$  and  $f$  in Fig. 2, because storing immutable data keeps them away from garbage collection. As moving all valid data out of the source blocks makes them good candidates for garbage collection, selecting logical blocks for re-mapping is related to the wear of junior blocks. To give junior blocks even chances of wear, it is important to uniformly visit every logical block when selecting logical blocks for re-mapping.

Temporal localities of write change occasionally. New updates to a logical block can neutralize the latest re-mapping effort involving this logical block. In this case, Lazy

**Algorithm 1** The lazy wear-leveling algorithm

---

**Input:**  $v$ : the victim block for garbage collection  
**Output:**  $p$ : a substitute for the original victim block  $v$

- 1:  $e_v \leftarrow \text{eraseCount}(v)$
- 2: **if**  $(e_v - e_{avg}) > \Delta$  **then**
- 3:   **repeat**
- 4:      $l \leftarrow \text{lbnNext}()$
- 5:     **until**  $\text{lbnHasPageMapping}(l) = \text{FALSE}$
- 6:      $\_erase(v)$ ;
- 7:      $p \leftarrow \_pbn(l)$
- 8:      $\_copy(v, p)$ ;  $\_map(v, l)$
- 9:      $e_v \leftarrow e_v + 1$
- 10:     $e_{avg} \leftarrow \text{updateAverage}(e_{avg}, e_v)$
- 11: **else**
- 12:     $p \leftarrow v$
- 13: **end if**
- 14: **RETURN**  $p$

---

wear leveling will be notified that a senior block is again selected as a victim of garbage collection, and will perform another re-mapping operation for this senior block.

### 3.3. Interacting with Flash-Translation Layers

This section describes how Lazy wear leveling interacts with its accompanying firmware module, the flash-translation layer. Algorithm 1 shows the pseudo code of Lazy wear leveling. The flash-translation layer calls Algorithm 1 after it moves all valid data out of a garbage-collection victim block and before it erases this block. The input of Algorithm 1 is  $v$ , the  $pbn$  of the victim block. This algorithm performs re-mapping whenever necessary, and then returns a  $pbn$ . Note that this output  $pbn$  may be different from the input  $pbn$ . The flash-translation layer erases the flash block at the  $pbn$  returned by Algorithm 1. The discussion in this section is based on hybrid mapping. See later sections for using Lazy wear leveling with page-level mapping.

For the example of SAST in Fig. 1(a), suppose that the flash-translation layer decides to merge data of the logical blocks at  $lbns$  0 and 1. The flash-translation layer calls Algorithm 1 before erasing each of the four physical blocks at  $pbn$ s 0, 2, 6, and 3. For the example of FAST in Fig. 1(b), because FAST recycles the oldest log block at a time, the flash-translation layer calls Algorithm 1 before erasing the log block at  $pbn$  6 and the two related data blocks at  $pbn$ s 0 and 2. The rest of this section is a detailed explanation of Algorithm 1.

In Algorithm 1, the flash-translation layer provides the subroutines with leading underscores, and wear leveling implements the rest. In Step 1,  $\text{eraseCount}()$  obtains the erase count  $e_v$  of the victim block  $v$  by reading the victim block's page spare area, in which the flash-translation layer stores the erase count. Step 2 compares  $e_v$  against the average erase count  $e_{avg}$ . If  $e_v$  is larger than  $e_{avg}$  by a predefined threshold  $\Delta$ , then Steps 3 through 10 will carry out a re-mapping operation. Otherwise, Steps 12 and 14 return the victim block  $v$  intact. The loop of Steps 3 through 5 finds a logical block whose update recency is low. Step 4 uses the subroutine  $\text{lbnNext}()$  to obtain  $l$  the next logical block number to visit, and Step 5 calls the subroutine  $\text{lbnHasPageMapping}()$  to check if the logical block  $l$  has any related mapping information in the page-mapping table. As mentioned previously, to give junior blocks equal chances of getting erased, the subroutine  $\text{lbnNext}()$  must evenly visit all logical blocks. At this point, it is reasonable to assume that  $\text{lbnNext}()$  produces a linear enumeration of all  $lbns$ .

Steps 6 through 8 re-map the previously found logical block  $l$ . Step 6 erases the original victim block  $v$ . Step 7 uses the subroutine `_pbn()` to identify the physical block  $p$  that the logical block  $l$  currently maps to. Step 8 copies the data of the logical block  $l$  from the physical block  $p$  to the original victim block  $v$ , and then re-maps the logical block  $l$  to the former victim block  $v$  using the subroutine `_map()`. After this re-mapping, Step 9 increases  $e_v$  since the former victim block  $v$  has been erased, and Step 10 updates the average erase count. Step 14 returns the physical block  $p$ , which the logical block  $l$  previously mapped to, to the flash-translation layer as a substitute for the original victim block  $v$ . In spite of the average erase count  $e_{avg}$ , Algorithm 1 is only concerned with the erase count of the victim block. Thus, this algorithm needs not store all blocks' erase counts in RAM. Instead, it reads the spare area of a victim block before garbage collection erases it.

### 3.4. Wear-Leveling Enhancements

This section presents two enhancements that Lazy wear leveling can use. The first is specific to sequential-write workloads, and the second is particularly useful if the flash-translation layer is FAST.

*3.4.1. Workload-Specific Enhancement.* Algorithm 1 calls `lbnNext()` to select logical blocks for re-mapping. This function can linearly visit all logical blocks. However, this simple strategy could result in many ineffective re-mapping operations if the host workload consists of a lot of long write bursts. This is because files systems try to allocate contiguous disk space when writing large files. This behavior coincides with linearly enumerating logical blocks, and can neutralize prior re-mapping operations on a set of consecutive logical blocks.

To solve this problem, this study proposes using Linear Congruential Generator [Rosen 2003] for logical-block selection. Let the total number of logical blocks be  $n_l$ . Let  $p$  be the smallest prime number larger than  $n_l$ . Let  $s$  be an integer and  $0 < s < n_l$ . Let  $l_i$  be the logical-block number produced by the  $i$ -th selection, and let  $l_0$  be an arbitrary number in  $[0, n_l)$ . Lazy wear leveling selects logical blocks using the following recurrence relation:

$$l_{i+1} = (l_i + s) \% p$$

, where  $\%$  is the modulo operator. Notice that any  $l_i \geq n_l$  are not used. Because  $s$  and  $p$  are prime to each other, the period of selecting the same logical-block number is exactly  $n_l$ . Here,  $s$  is the *skip factor*, which should be larger than the total number of logical blocks that typical large files can have. This prevents Lazy wear leveling from successively visiting two logical blocks belonging to the same large file. Our current implementation adopts  $s=1000$  when the logical block size is 128 KB.

The loop in Algorithm 1 (i.e., Steps 3 to 5) checks whether a logical block has related mapping information in the page-mapping table. This check becomes difficult if the flash-translation layer caches a partial mapping table. To address this problem, Algorithm 1 can adopt an optional bitmap `lbMod[]` of logical blocks. For any logical block at `lbn l`, `lbMod[l]=0` initially, and the flash-translation layer sets `lbMod[l]=1` if a write request modifies any of its logical pages. For example, in Fig. 1(a) all bits of this bitmaps are 1's except `lbMod[3]`. Garbage collection clears `lbMod[l]` after erasing the flash blocks related to the logical block at `lbn l`, because merging this logical block removes all its mapping information from the page-mapping table. With this bitmap, `_lbnHaspageMapping(l)` at Step 5 reports TRUE if `lbMod[l]=1`, or else reports FALSE.

*3.4.2. FTL-Specific Enhancement.* On garbage collection, FAST erases one log block at a time, i.e., the oldest log block. Thus FAST can delay merging a logical block until a valid logical page of this logical block appears in the oldest log block. Consider that

FAST has a very large number of log blocks and the host frequently modifies a logical block. On the one hand, FAST can indefinitely postpone merging this logical block. On the other hand, Lazy wear leveling does not use this logical block for re-mapping because its page updates keep leaving information in the page-mapping table. As a result, the (flash) data blocks mapped to this logical block can never attract attention from both garbage collection and wear leveling.

A simple enhancement based on the bitmap  $lbMod[]$  deals with this problem. When FAST erases the oldest log block, for every piece of page data in this log block, regardless of whether it is valid or not, FAST finds the the logical block number of this logical page and clears the corresponding bit in  $lbMod[]$ , as if FAST did not delay merging logical blocks. Note that SAST does not require this enhancement, because to improve log-block space utilization SAST will not indefinitely delay merging logical blocks.

### 3.5. Lazy Wear Leveling and Page-Level Mapping

Although Lazy wear leveling is primarily designed for hybrid mapping, its concept is applicable to page-level mapping. Like in hybrid mapping, in page-level mapping Lazy wear leveling copies data having low update recency to senior blocks to prevent these blocks from aging further. However, different from hybrid mapping, page-level mapping does not use logical block [Gupta et al. 2009], so Lazy wear leveling needs a different strategy to find data having low update recency.

This study proposes using an invalidation bitmap. In this bitmap, one bit is for a flash block, and each bit indicates whether a flash block recently receives a page invalidation (i.e., 1) or not (i.e., 0). All the bits are 0 initially, and there is a pointer referring to the first bit. The bit of a flash block switches to 1 if any page in this block is updated (i.e., invalidated). Whenever Lazy wear leveling finds the erase count of a victim block larger than the average by  $\Delta$ , it advances the pointer and scans the bitmap. As the pointer advances, it clears bits of 1's until it encounters a bit of 0. Lazy wear leveling then copies valid data from the flash block owning this zero bit to the victim block. This scan-and-copy procedure repeats until it writes to all pages of the victim block. Notice that garbage-collection activities do not alter any bits in the bitmap.

The rationale behind the design is that, in the presence of temporal localities of write, if a flash block does not receive page invalidations recently, then this block is unlikely to receive more page invalidations in the near future. The invalidation bitmap resides in RAM, and it requires one bit per flash block. Compared to the page-level mapping table, the space overhead of this bitmap is very limited.

## 4. SELF TUNING FOR BLOCK-LEVEL WEAR LEVELING

Lazy wear leveling subjects the evenness of block wear to a threshold parameter  $\Delta$ . A small value of  $\Delta$  targets even wear in flash blocks but increases the frequency of data movement. This section presents a dynamic tuning strategy for  $\Delta$  for achieving good balance between wear evenness and overhead.

### 4.1. Overhead Analysis

Consider a piece of flash memory consisting of  $n_b$  physical blocks. Let immutable logical blocks map to  $n_{bc}$  out of these  $n_b$  physical blocks. Let the sizes of write requests be multiples of the block size, and let write requests be aligned to block boundaries. Suppose that the disk workload uniformly writes the mutable logical blocks. In other words, the flash-translation layer evenly increases the erase counts of the  $n_{bh}=n_b - n_{bc}$  physical blocks.

Let the function  $f(x)$  denote how many blocks garbage collection erases to process a workload that write  $x$  logical blocks. Consider the case  $x = i \times n_{bh} \times \Delta$ , where  $i$  is a non-negative integer. As all request sizes are multiples of the block size and requests




Fig. 3. Erase counts of flash blocks right before the lazy wear-leveling algorithm performs (a) the first re-mapping operation and (b) the  $n_{bh}+1$ -th re-mapping operation.

are block-aligned, erasing victim blocks does not cost garbage collection any overhead in copying valid data. Therefore, without wear leveling, we have

$$f(x) = x.$$

Now, consider wear leveling enabled. For ease of presentation, this simulation revises the lazy wear leveling algorithm slightly: the revised algorithm compares the victim block's erase count against the smallest erase count instead of the average erase count. Figure 3(a) shows that, right before Lazy wear leveling performs the first re-mapping, garbage collection has uniformly accumulated  $n_{bh} \times \Delta$  erase counts in  $n_{bh}$  physical blocks. In the subsequent  $n_{bh}$  erase operations, garbage collection erases each of these  $n_{bh}$  physical blocks one more time, and increases their erase counts to  $\Delta + 1$ . Thus, Lazy wear leveling conducts  $n_{bh}$  re-mapping operations for these physical blocks at the cost of erasing  $n_{bh}$  blocks. These re-mapping operations re-direct garbage-collection activities to another  $n_{bh}$  physical blocks. After these re-mapping operations, Lazy wear leveling stops until garbage collection accumulates another  $n_{bh} \times \Delta$  erase counts in the new  $n_{bh}$  physical blocks. Figure 3(b) shows that Lazy wear leveling is about to spend  $n_{bh}$  erase operations for re-mapping operations. Now let function  $f'(x)$  be analogous to  $f(x)$ , but with wear leveling enabled. We have

$$f'(x) = x + \left\lfloor \frac{x}{\Delta} \right\rfloor = x + i \times n_{bh}.$$

Under real-life workloads, the frequencies of erasing these  $n_{bh}$  blocks may not be uniform. Thus,  $f'(x)$  adopts a real-number coefficient  $K$  to take this into account:

$$f'(x) = x + i \times n_{bh} \times K.$$

The coefficient  $K$  depends on various conditions of flash management, such as flash geometry, host workloads, and flash-translation layer designs. For example, dynamic changes in temporal localities of write can increase  $K$  because the write pattern might start updating new logical blocks and neutralize the prior re-mapping operations on these blocks. Notice that the value of  $K$  can be measured at runtime, as will be explained in the next section.

Let the *overhead function*  $g(\Delta)$  denote the *overhead ratio* with respect to  $\Delta$ :

$$g(\Delta) = \frac{f'(x) - f(x)}{f(x)} = \frac{i \times n_{bh} \times K}{i \times n_{bh} \times \Delta} = \frac{K}{\Delta}.$$

It shows that the overhead of wear leveling is inversely proportion to  $\Delta$ . Now recall that Lazy wear leveling compares victim blocks' erase counts against the average erase count rather than the smallest erase count. Thus, we use  $2\Delta$  as an approximation of the original  $\Delta$ . Because both  $n_b$  and  $n_{bh}$  are constant, the difference between using




Fig. 4. Computing  $\Delta_{next}$  subject to the overhead growth limit  $\lambda$  for the next session, according to  $\Delta_{cur}$  and the overhead ratio  $g(\Delta_{cur})$  of the current session.

the average and the smallest can be accounted by a constant ratio, which is further included in the runtime-measurable coefficient  $K$ . Thus, we have

$$g(\Delta) = \frac{K}{2\Delta}. \quad (1)$$

When  $\Delta$  is small, a further decrease in  $\Delta$  rapidly increases the overhead ratio. For example, decreasing  $\Delta$  from 4 to 2 doubles the overhead ratio.

#### 4.2. A Strategy of Tuning $\Delta$

Small  $\Delta$  values are always preferred in terms of wear evenness. However, decreasing  $\Delta$  value can cause an unexpectedly large increase in overhead. The rest of this section introduces a  $\Delta$ -tuning strategy based on the overhead growth rates.

Under realistic disk workloads, the coefficient  $K$  in  $g(\Delta)$  may vary over time. Thus, wear leveling must first determine the coefficient  $K$  before using  $g(\Delta)$  for  $\Delta$ -tuning. This study proposes tuning  $\Delta$  on a session-by-session basis. A session refers to a time interval in which Lazy wear leveling contributed a pre-defined number of erase counts. Refer to this number as the session length. The basic idea is to find  $K_{cur}$  of the current session and use this value to find  $\Delta_{next}$  for the next session.

The first session begins with  $\Delta=16$  (in theory it can be any number). Let  $\Delta_{cur}$  be the  $\Delta$  value of the current session. Figure 4 illustrates the concept of the  $\Delta$ -tuning procedure. During a runtime session, Lazy wear leveling separately records the erase counts contributed by garbage collection and wear leveling. At the end of the current session, the first step (in Fig. 4) computes the overhead ratio  $\frac{f'(x)-f(x)}{f(x)}$ , i.e.,  $g(\Delta_{cur})$ , and solves  $K_{cur}$  of the current session using Equation 1, i.e.,  $K_{cur} = 2\Delta_{cur} \times g(\Delta_{cur})$ .

The second step uses  $g(\Delta_{next})=K_{cur}/(2\Delta_{next})$  to find  $\Delta_{next}$  for the next session. Basically, Lazy wear leveling tries to decrease  $\Delta$  until the growth rate of the overhead ratio becomes equal to a user-defined limit  $\lambda$ . In other words, we are to find the  $\Delta$  value at which the tangent slope to  $g(\Delta_{next})$  is  $\lambda$ . Let the unit of the overhead ratio be one percent. Therefore,  $\lambda=-0.1$  means that the overhead ratio increases from  $x\%$  to  $(x+0.1)\%$  when decreasing  $\Delta$  from  $y$  to  $(y-1)$ . Now solve  $\frac{d}{d\Delta}g(\Delta_{next}) = \frac{\lambda}{100}$  for the smallest  $\Delta$  value subject to  $\lambda$ . Rewriting this equation, we have

$$\Delta_{next} = \sqrt{\frac{100}{-\lambda}} \sqrt{g(\Delta_{cur})\Delta_{cur}}.$$

For example, when  $\lambda=-0.1$ , if the overhead ratio  $g(\Delta_{cur})$  and  $\Delta_{cur}$  of the current session are 2.1% and 16, respectively, then  $\Delta_{next}$  for the next session is  $\sqrt{\frac{100}{0.1}} \sqrt{2.1\% \times 16} = 18.3$ .




Fig. 5. Handling three write requests  $w_1$ ,  $w_2$ , and  $w_3$  using (a) synchronized channels and (b) independent channels. In this example, using synchronized channels doubles the flash wear, while using independent channels results in unbalanced flash wear among channels.

The  $\Delta$ -tuning procedure uses the limit on the overhead-ratio growth rates and the session length. Because  $g(\Delta)$  is very large when  $\Delta$  is small,  $\lambda$  can be set to the boundary between near-linear and super-linear growth rates. Our experiments will show that  $-0.1$  is a good choice of  $\lambda$ , and wear-leveling results are not sensitive to the lengths of sessions because workloads have temporal localities of write.

## 5. CHANNEL-LEVEL WEAR LEVELING

### 5.1. Multichannel Architectures

Advanced solid-state disks use multichannel architectures for high data transfer rates [Agrawal et al. 2008; Kang et al. 2007; Seong et al. 2010; Park et al. 2010]. In this study, a channel stands for a logical unit which can individually handle flash commands and perform data transfer. Parallel hardware structures such as gangs, interleaving groups, and flash planes are part of channels because flash chips in these structures might not be individually programmable.

From the point of view of wear leveling, channels can be *synchronized* or *independent*. Figure 5 is an example. Let the mapping between logical pages and channels use the RAID-0 style striping. Figure 5(a) depicts that all the channels write synchronously even if a write request do not access all the channels. Lazy wear leveling directly applies to a set of synchronized channels because these channels are logically equivalent to a single channel. A major drawback of synching channel operations is the reduced device lifetime. As Figure 5(a) shows, the channels writes sixteen flash pages to modify only eight logical pages. Independent channels need not copy unmodified data for synching channel operations, as shown in Figure 5(b). However, using independent channels inevitably introduces unbalanced flash wear among channels.

This study focuses on independent channels because they alleviate the pressure of garbage collection and reduce flash wear compared to synchronized channels. Let every independent channel adopt an instance of flash-translation layer, and let every channel perform wear leveling on its own flash blocks. Provided that the block-level wear leveling is effective, the problem of *channel-level wear leveling* refers to how to balance the total block erase counts of all channels.

Our design of channel-level wear leveling respects the property of *maximum parallelism* [Shang et al. 2011] for the highest parallelism among page reads. A data layout satisfies maximal parallelism if and only if a set of consecutive logical pages are mapped to the largest number of channels. This study uses the RAID-0 style striping as the initial mapping between logical pages and channels, and data updates and garbage collection do not change this mapping [Park et al. 2010].

Table II. Symbol definitions.

| Symbol     | Description   |
|------------|---|
| $w$        | The total amount of data written to the flash storage during $[t^-, t)$   |
| $\bar{e}$  | The write-erase cycle limit of flash blocks   |
| $n_b$      | The total number of flash blocks in a channel   |
| $y$        | The total number of channels  |
| $C_i$      | The $i$ -th channel   |
| $e_{c_i}$  | The sum of all block erase counts in the channel $C_i$  |
| $u_{c_i}$  | The utilization of the channel $C_i$ . Note that $\sum u_{c_i} = 1$   |
| $u'_{c_i}$ | The expected utilization of the channel $C_i$   |
| $r_i$      | The erase ratio of the channel $C_i$  |
| $x$        | The total number of stripes   |
| $S_i$      | The $i$ -th stripe  |
| $u_{s_i}$  | The utilization of the stripe $S_i$ . Note that $\sum u_{s_i} = 1$  |
| $u_{i,j}$  | The utilization of the logical block at the stripe $S_i$ and the channel $C_j$<br>Note that $\sum_{i=0}^{x-1} u_{i,j} = u_{c_j}$ and $\sum_{j=0}^{y-1} u_{i,j} = u_{s_i}$ |




Fig. 6. Aligning the lifetime expectancies of two channels  $C_i$  and  $C_j$  for channel-level wear leveling. (a) These two channels reach their end-of-life at different times. (b) Change channel utilizations  $u_{c_i}$  and  $u_{c_j}$  to  $u'_{c_i}$  and  $u'_{c_j}$ , respectively, such that the lifetime difference becomes zero (i.e.,  $d=0$ ).

## 5.2. Aligning Channel Lifetime Expectancies

Provided that block wear leveling is effective, the erase counts of blocks in the same channel will be close, and the wear of a channel can be indicated by the sum of all block erase counts in this channel. Recall that the utilization of a channel stands for the fraction of host data arriving at this channel. Even though data updates are out of place at the block level, they do not change the mapping between logical pages and channels, so temporal localities have affinity with channels. Thus, channel utilizations do not abrupt change and the wear of channels increase at steady (but different) rates.

This study proposes adjusting channel utilizations to control the wear of channels for an “eventually even” state of channel lifetimes. In other words, the idea is to project channels’ lifetime expectancies to the same time point. Figure 6 is an example of two channels  $C_i$  and  $C_j$ . Let every channel have the same total number of flash blocks  $n_b$ . Let a flash block endures  $\bar{e}$  write-erase cycles, and let the erase count of the channel  $C_i$ , denoted by  $e_{c_i}$ , be the sum of all block erase counts in this channel. Let a channel reaches its end of life when its erase count becomes  $\bar{e} \times n_b$ . Let  $t$  be the current time, and let  $w$  be the total amount of host data written in the time interval  $[t^-, t)$ . Let  $u_{c_i} \leq 1$  be the *utilization* of the channel  $C_i$ . Thus, in this time interval the total amount of host data arriving at the channel  $C_i$  is  $u_{c_i}w$ . Let the erase counts of the channel  $C_i$  at time  $t^-$  and  $t$  be  $e_{c_i}^{t^-}$  and  $e_{c_i}^t$ , respectively. Let the *erase ratio* of  $C_i$  during  $[t^-, t)$  be  $r_i$ , defined as  $r_i = \frac{e_{c_i}^t - e_{c_i}^{t^-}}{u_{c_i}w}$ . As Fig. 6(a) shows,  $e_{c_i}$  increases by  $r_i u_{c_i} w = e_{c_i}^t - e_{c_i}^{t^-}$  in this time period. Table II is a summary of symbols.

Provided that channels' erase ratios and utilizations remain steady, the lifetime expectancies of the channels  $C_i$  and  $C_j$  will be  $t + (\bar{e}n_b - e_{c_i}^t)(\frac{t-t^-}{r_i u_{c_i} w})$  and  $t + (\bar{e}n_b - e_{c_j}^t)(\frac{t-t^-}{r_j u_{c_j} w})$ , respectively. The lifetime difference  $d$  will be

$$d = (\bar{e}n_b - e_{c_i}^t)(\frac{t-t^-}{r_i u_{c_i} w}) - (\bar{e}n_b - e_{c_j}^t)(\frac{t-t^-}{r_j u_{c_j} w}).$$

To align these two channels' lifetime expectancies (i.e.,  $d=0$ ), the channel wear-leveling algorithm computes the utilizations  $u'_{c_i}$  and  $u'_{c_j}$  which the channels  $C_i$  and  $C_j$  are expected to have after the time  $t$ , respectively. Replacing  $u_{c_i}$ ,  $u_{c_j}$ , and  $d$  in the equation above with  $u'_{c_i}$ ,  $u'_{c_j}$  and 0, respectively, produces  $u'_{c_j} = \frac{r_i(\bar{e}n_b - e_{c_j}^t)}{r_j(\bar{e}n_b - e_{c_i}^t)} u'_{c_i}$ . Because the total utilization is 100%, we have  $u'_{c_i} + u'_{c_j} = 1$ . Now solve these two equations to obtain  $u'_{c_i}$  and  $u'_{c_j}$ . Figure 6(b) shows that, with these new expected utilizations  $u'_{c_i}$  and  $u'_{c_j}$ , the lifetime expectancies of these two channels will be the same. In the general case of  $y$  channels, solving the following system obtains the expected utilizations  $u'_{c_0} \dots u'_{c_{y-1}}$ :

$$\begin{cases} \forall k((k \in \{0, 1, 2, \dots, y-1\}) \wedge (u'_{c_k} = \frac{r_0(\bar{e}n_b - e_{c_k}^t)}{r_k(\bar{e}n_b - e_{c_0}^t)} u'_{c_0})) \\ \sum_{k=0}^{y-1} u'_{c_k} = 1 \end{cases}$$

The next section will present a method that swaps logical blocks among channels to adjust channel utilizations for channel wear leveling.

### 5.3. Adjusting Channel Utilizations

Independent channels adopt their own instances of flash-translation layer to manage their flash blocks. Suppose that the flash-translation layer is based on hybrid mapping. Recall that the initial mapping between logical pages and channels is the RAID-0-style striping. Let logical blocks be numbered in the channel-major order. For example, if there are four channels and a logical block is as large as four pages, then the logical block at  $lbn$  0 is in the first channel and this logical block contains the logical pages at  $lpns$  0, 4, 8, and 12. The logical block at  $lbn$  2 is in the third channel and it contains the logical pages at  $lpns$  2, 6, 10, and 14. Let a *stripe* be a set of consecutive logical blocks starting from the first channel and ending at the last channel. For example, the first stripe contains the four logical blocks at  $lpns$  0, 1, 2, and 3. Notice that these definitions of logical blocks and stripes are also applicable to page-level mapping because they are not related to space allocation in flash.

Because real workloads have temporal localities of write, swapping logical blocks among channels can manipulate channels' future utilizations. To retain to the property of maximum parallelism, this swapping is confined to logical blocks of the same stripe. Let  $x$  be the total number of stripes. Let  $u_{s_j}$  be the utilization of the stripe  $S_j$ . Thus, we have  $\sum u_{s_j} = 1$ . Let  $u_{i,j}$  be the utilization of the logical block at the stripe  $i$  and the channel  $j$ . Therefore, we have  $\sum_{i=0}^{x-1} u_{i,j} = u_{c_j}$  and  $\sum_{j=0}^{y-1} u_{i,j} = u_{s_i}$ .

This study proposes invoking channel wear leveling periodically. On each invocation, channel wear leveling computes the expected utilizations of channels, and then starts swapping logical blocks for minimizing  $\sum_{i=0}^{x-1} |u_{c_i} - u'_{c_i}|$ . This problem of block swapping is intractable even for each invocation of channel wear leveling. We can reduce any instance of the bin packing problem to this block-swapping problem. A key step of this reduction is to let an item of size  $s$  in the bin packing problem be a stripe which has only one logical block having a non-zero utilization  $s$ .




Fig. 7. Swapping logical blocks among channels for channel wear leveling. (a) Before the swap and (b) after the swap.

Channel wear leveling should reduce the total number of logical blocks swapped. We found that, in real workloads a stripe of a high utilization usually has two logical blocks whose utilization difference is large. This is because frequently updated data are small and they do not write to all channels [Chang 2010]. Thus, the swapping begins with the stripe whose utilization is the highest. The following is a procedure to find and swap a pair of logical blocks:

**Step 1:** Find the two channels  $C_m$  and  $C_n$  which have the largest positive value of  $(u_{c_m} - u'_{c_m})$  and the smallest negative value of  $(u_{c_n} - u'_{c_n})$ , respectively.

**Step 2:** Find the stripe  $S_i$  subject to the following constraints:

(a)  $S_i$  have the largest utilization among all stripes.

(b) In this stripe  $S_i$ , the two logical blocks at  $C_m$  and  $C_n$  have not yet been swapped in the current invocation of channel-level wear leveling.

(c)  $u_{i,m} > u_{i,n}$  and  $(u_{i,m} - u_{i,n}) \leq \min(u_{c_m} - u'_{c_m}, |u_{c_n} - u'_{c_n}|)$ .

**Step 3:** Exchange the channel mapping of the two logical blocks found in Step 2.

**Step 4:** Change  $u_{c_m}$  and  $u_{c_n}$  to  $(u_{c_m} - (u_{i,m} - u_{i,n}))$  and  $(u_{c_n} + (u_{i,m} - u_{i,n}))$ , respectively.

**Step 5:** Swap  $u_{i,m}$  and  $u_{i,n}$ .

In each invocation, channel wear leveling repeats Steps 1 through 5 until 1)  $u_{c_i} = u'_{c_i}$  for every  $i$  or 2) the total number of logical blocks swapped is larger than a pre-defined limitation. Figure 7 is an numeric example of channel wear leveling. In this example, the channel lifetime limit  $\bar{e}_{n_b}$  is 10,000. Figure 7(a) shows the initial data layout and utilizations of logical blocks, channels, and stripes. Channel wear leveling solves the expected channel utilizations using  $u'_{c_3} = \frac{1.4 \times (10000 - 3000)}{1.0 \times (10000 - 4000)} = 1.63u'_{c_0}$ ,  $u'_{c_2} = 1.07u'_{c_0}$ ,  $u'_{c_1} = 1.27u'_{c_0}$ , and  $u'_{c_3} + u'_{c_2} + u'_{c_1} + u'_{c_0} = 1$ . It then selects the stripe  $S_0$  whose utilization is the highest, and swaps its two logical blocks at the channels  $C_2$  and  $C_3$ . This swap changes  $u_{c_2}$  from 0.25 to 0.22 and  $u_{c_3}$  from 0.30 to 0.33. Next, channel wear leveling selects the stripe  $S_3$  whose utilization is the second highest and swaps two more logical blocks. Figures 7(b) shows the results after these swaps. The adjusted channel utilizations match their expected utilizations.

This study proposes caching the utilization information of a small collection of most-frequently written stripes. Our experiments will show that a small cache is sufficient to effective channel wear leveling.

## 6. CONCLUSION

This study tackles three problems of wear leveling: block-level wear leveling, adaptive tuning for block wear leveling, and channel-level wear leveling. Block-level wear lev-

eling monitors the wear of all flash blocks and intervenes when block wear develops imbalanced. The tuning of block-level wear leveling seeks good balance between wear evenness and overhead under various workloads. Channel-level wear leveling aims at even channel lifetimes for maximizing the device-level lifespan.

This study presents Lazy wear leveling for block-level wear leveling. Lazy wear leveling prevents senior blocks from further aging by moving infrequently updated data to these senior blocks. We found its implementation can be very simple based on two observations: First, flash blocks increase their erase counts via garbage collection only. Thus Lazy wear leveling can identify senior blocks whenever garbage collection is about to erase a victim. Second, frequently updated logical blocks will leave mapping information in the page-mapping table, so Lazy wear leveling can find these infrequently updated data by checking the mapping table. Lazy wear leveling subjects block-wear evenness to a threshold, and using the same threshold value may produce different costs and wear-evenness under various workloads. This study derives the overhead as a function of the threshold, and proposes decreasing the threshold until the overhead can significantly increase. Our results show that wear level should refrain from using small thresholds for sequential and random workloads.

Multichannel architectures has become mandatory in the design of solid-state disks. Real workloads do not evenly write to all channels, and inevitably introduce imbalanced flash wear in different channels. For wear leveling at the channel level, we propose a strategy that swaps logical blocks among channels. The goal of this swapping is to reach an “eventually even” state of channel lifetimes. Results show that this strategy is very successful and its overhead is nearly negligible.

Recent study [Balakrishnan et al. 2010] suggests that SSDs in RAIDs should reach their end-of-life at different times for the convenience of drive replacement. Our future work is directed to optimizing the drive-replacement periods using the proposed lifetime projection technique.

The following papers are related to the results of this project:

- Li-Pin Chang, Tung-Yang Chou, and Li-Chun Huang, “An Adaptive, Low-Cost Wear-Leveling Algorithm for Multichannel Solid-State Disks,” *ACM Transactions on Embedded Computing Systems*, accepted for publication.
- Li-Pin Chang and Chen-Yi Wen, “Reducing Asynchrony in Channel Garbage-Collection for Improving Internal Parallelism of SSDs,” *ACM Transactions on Embedded Computing Systems*, accepted for publication.
- Li-Pin Chang, Yi-Hsun Huang, Chen-Yi Wen, “On the Management of Multichannel Architectures of Solid-State Disks,” the 9th IEEE/ACM Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia), 2011.
- Li-Pin Chang and Yo-Chuan Su, “Plugging versus Logging: A New Approach to Write Buffer Management for Solid-State Disks,” The 48-th Design Automation Conference (DAC), 2011.
- Li-Pin Chang and Li-Chun Huang, “A Low-Cost Wear-Leveling Algorithm for Block-Mapping Solid-State Disks,” *ACM Conference on Languages, Compilers, Tools and Theory for Embedded Systems (ACM LCTES)*, 2011.

## REFERENCES

- AGRAWAL, N., BOLOSKY, W. J., DOUCEUR, J. R., AND LORCH, J. R. 2007. A five-year study of file-system metadata. *Trans. Storage* 3.
- AGRAWAL, N., PRABHAKARAN, V., WOBBER, T., DAVIS, J. D., MANASSE, M., AND PANIGRAHY, R. 2008. Design tradeoffs for SSD performance. In *ATC’08: USENIX 2008 Annual Technical Conference on Annual Technical Conference*. USENIX Association, 57–70.
- BALAKRISHNAN, M., KADAV, A., PRABHAKARAN, V., AND MALKHI, D. 2010. Differential raid: Rethinking raid for ssd reliability. *Trans. Storage* 6, 2, 4:1–4:22.

- CHANG, L.-P. 2010. A hybrid approach to nand-flash-based solid-state disks. *Computers, IEEE Transactions on* 59, 10, 1337–1349.
- CHANG, L.-P. AND DU, C.-D. 2009. Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers. *ACM Trans. Des. Autom. Electron. Syst.* 15, 1, 1–36.
- CHANG, L.-P. AND KUO, T.-W. 2002. An adaptive striping architecture for flash memory storage systems of embedded systems. In *8th IEEE Real-Time and Embedded Technology and Applications Symposium*. 187–196.
- CHANG, Y.-H., HSIEH, J.-W., AND KUO, T.-W. 2010. Improving flash wear-leveling by proactively moving static data. *IEEE Transactions on Computers* 59, 1, 53–65.
- DIRIK, C. AND JACOB, B. 2009. The performance of pc solid-state disks (ssds) as a function of bandwidth, concurrency, device architecture, and system organization. In *Proceedings of the 36th annual international symposium on Computer architecture*. ISCA '09. ACM, New York, NY, USA, 279–289.
- GLOBAL UNICHIP CORP. 2009. GP5086 Datasheet. <http://www.globalunichip.com/4-10.php>.
- GUPTA, A., KIM, Y., AND URGAONKAR, B. 2009. Dfml: a flash translation layer employing demand-based selective caching of page-level address mappings. In *ASPLOS '09: Proceeding of the 14th international conference on Architectural support for programming languages and operating systems*. ACM, 229–240.
- JUNG, D., CHAE, Y.-H., JO, H., KIM, J.-S., AND LEE, J. 2007. A group-based wear-leveling algorithm for large-capacity flash memory storage systems. In *CASES '07: Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems*. ACM, 160–164.
- KANG, J.-U., KIM, J.-S., PARK, C., PARK, H., AND LEE, J. 2007. A multi-channel architecture for high-performance NAND flash-based storage system. *J. Syst. Archit.* 53, 9, 644–658.
- LEE, S.-W., PARK, D.-J., CHUNG, T.-S., LEE, D.-H., PARK, S., AND SONG, H.-J. 2007. A log buffer-based flash translation layer using fully-associative sector translation. *Trans. on Embedded Computing Sys.* 6, 3, 18.
- MICRON<sup>®</sup>. 2008. *Wear-Leveling Techniques in NAND Flash Devices*. Micron Application Note (TN-29-42).
- PARK, C., CHEON, W., KANG, J., ROH, K., CHO, W., AND KIM, J.-S. 2008. A reconfigurable ftl architecture for nand flash-based applications. *ACM Trans. Embed. Comput. Syst.* 7, 4, 1–23.
- PARK, S.-H., PARK, J.-W., KIM, S.-D., AND WEEMS, C. C. 2010. A pattern adaptive nand flash memory storage structure. *IEEE Transactions on Computers* 99, PrePrints.
- ROSEN, K. 2003. *Discrete mathematics and its applications*. McGraw-Hill New York.
- SAMSUNG ELECTRONICS. 2006. *K9F8G08B0M 1Gb \* 8 Bit SLC NAND Flash Memory*. Data sheet.
- SAMSUNG ELECTRONICS. 2008. *K9MDG08U5M 4G \* 8 Bit MLC NAND Flash Memory*. Data sheet.
- SEONG, Y. J., NAM, E. H., YOON, J. H., KIM, H., CHOI, J.-Y., LEE, S., BAE, Y. H., LEE, J., CHO, Y., AND MIN, S. L. 2010. Hydra: A block-mapped parallel flash memory solid-state disk architecture. *IEEE Transactions on Computers* 59, 905–921.
- SHANG, P., WANG, J., ZHU, H., AND GU, P. 2011. A new placement-ideal layout for multiway replication storage system. *Computers, IEEE Transactions on* 60, 8, 1142–1156.
- SPANSION<sup>®</sup>. 2008. *Wear Leveling*. Spansion Application Note (AN01).