



Cerium oxide nanocrystals for nonvolatile memory applications

Shao-Ming Yang, Chao-Hsin Chien, Jiun-Jia Huang, Tan-Fu Lei, Ming-Jinn Tsai, and Lurng-Shehng Lee

Citation: Applied Physics Letters **91**, 262104 (2007); doi: 10.1063/1.2821367 View online: http://dx.doi.org/10.1063/1.2821367 View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/91/26?ver=pdfcov Published by the AIP Publishing

Articles you may be interested in

Two-bit effect of trigate nanowires polycrystalline silicon thin-film-transistor nonvolatile memory with oxide/nitride/oxide gate dielectrics Appl. Phys. Lett. **92**, 163506 (2008); 10.1063/1.2910460

Ge nanocrystals in lanthanide-based Lu 2 O 3 high- k dielectric for nonvolatile memory applications J. Appl. Phys. **102**, 094307 (2007); 10.1063/1.2803883

Self-assembled tungsten nanocrystals in high- k dielectric for nonvolatile memory application J. Vac. Sci. Technol. B **23**, 2278 (2005); 10.1116/1.2083930

Highly thermally stable TiN nanocrystals as charge trapping sites for nonvolatile memory device applications Appl. Phys. Lett. **86**, 123110 (2005); 10.1063/1.1890481

High-pressure deuterium annealing for improving the reliability characteristics of silicon–oxide–nitride–oxide–silicon nonvolatile memory devices Appl. Phys. Lett. **85**, 6415 (2004); 10.1063/1.1842363



This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP 140.113.38.11 On: Thu, 01 May 2014 00:00:55

Cerium oxide nanocrystals for nonvolatile memory applications

Shao-Ming Yang,^{a)} Chao-Hsin Chien, Jiun-Jia Huang, and Tan-Fu Lei Department of Electronics Engineering and Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan 300, Republic of China

Ming-Jinn Tsai and Lurng-Shehng Lee

Electronics and Optoelectronics Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan 310, Republic of China

(Received 25 July 2007; accepted 14 November 2007; published online 27 December 2007)

The characteristics of silicon-oxide-nitride-oxide-silicon-type memories embedded with cerium oxide nanocrystals were demonstrated. They were fabricated by depositing a thin CeO₂ film on the SiO₂ tunneling layer and subsequently rapid-thermal annealing process. The mean size and aerial density of the CeO₂ nanocrystals embedded in SiO₂ are estimated to be about 8–10 nm and $(3-7) \times 10^{11}$ /cm⁻² after a high-temperature annealing with different ambients on 900 °C. The program/erase behaviors and data retention characteristics were described to demonstrate its advantages for nonvolatile memory device applications. © 2007 American Institute of Physics. [DOI: 10.1063/1.2821367]

In recent years, cerium dioxide (CeO₂), which has been extensively researched on as the buffer layer for $YBa_2Cu_3O_{(7-x)}$ (YBCO) on sapphire,¹ an electrolyte material of solid oxide fuel cells,^{2,3} buried insulator for silicon-on-insulator,⁴ and PbZrTiCeO₃ ceramics,⁵ is used for gate dielectric materials lately,⁶ etc. Many superior properties such as lattice nearly matched to silicon (a=0.5411 nm) and sufficiently high dielectric constant (~ 26) (Refs. 7 and 8) for cerium dioxide led to the high thermal stability on silicon and high scaling capacity. Silicon and metal nanocrystals (NCs) are widely studied as potential solutions to overcome the scaling limitations of the conventional flash memories for future nonvolatile, high density, and low power memory devices.^{9–13} Recently, high- κ dielectric NCs on the SiO₂ tunneling layer for silicon-oxide-nitride-oxide-silicon (SONOS)-type memories have been proposed. Lin et al.¹⁴ have reported a method of cosputtering Hf and Si in oxygen followed with high-temperature annealing to form the high- κ NCs for SONOS-type memory devices. However, the HfO₂ nanocrystal memory exhibits saturation windows in channelhot-electron (CHE) program mode. You et al.^{15,16} have proposed the sol-gel spin-coating method to form the high- κ NCs. This method may increase thickness of tunnel oxide and results in high operation voltage.

In this study, the CeO₂ NCs were produced by a thermal annealing in different ambients. SONOS-type memories were fabricated and the electrical properties were investigated. The CeO₂ NC memory devices have shown good electrical properties in terms of large memory window (>2 V) at P/E speed of 10/10 μ s and a retention time up to 10⁴ s with only 10% charge loss. Our results suggest that the CeO₂ NC formation technique is simple and reliable, which shows a good potential for the application of the future fast nonvolatile memories.¹⁷⁻¹⁹

P-type Si (100) substrates with a resistivity of $5-10 \Omega$ cm were used. A thin CeO₂ layer was deposited on SiO₂ tunneling layer by an electron-beam evaporator at 10^{-6} Torr. The samples subsequently underwent rapid-

thermal annealing (RTA) at 900 °C for 1 min in either O₂ or N₂ ambient to form self-assemble CeO₂ NCs. Afterward, all samples were deposited with a 24-nm-thick blocking oxide layer by using a low-pressure tetraethoxysilane system at 700 °C. A 200-nm-thick polycrystalline silicon (poly-Si) gate was deposited and patterned. The poly-Si gate and source/drain regions were implanted with arsenic (5×10^{15} /cm², 20 keV), and the subsequent dopant activation annealing was performed at 950 °C for 15 s. Finally, the CeO₂ NC memory devices were completed after the substrate contact patterning and metallization. The electrical properties of such devices were measured using HP 4156B semiconductor parameter analyzer and HP 41501A pulse generator.

The cross-sectional transmission electron microscopy (TEM) images of the CeO₂ NCs embedded in the SiO₂ dielectric matrix for rapid-thermal N₂ (RTN₂) and O₂ (RTO₂) samples are shown in Figs. 1(a) and 1(b), respectively. No obvious difference in microstructure in terms of NC size and disturbution are formed between annealed samples. They showed a NC density of $(3-7) \times 10^{11}/\text{cm}^2$. The average NC size was 8-10 nm. Crystallized NCs with obviously visible lattice fringes were evident in the insets. Figure 2 shows the ideal energy band diagrams of the CeO₂ NC memory devices. The charges may be trapped in electron and hole traps in the CeO₂ NCs or by charge confinement in the quantum



FIG. 1. Cross-sectional TEM images of the CeO₂ nanocrystals embedded in SiO₂ dielectric matrix: (a) with RTN₂ annealing at 900 °C for 1 min; (b) with RTO₂ annealing at 900 °C for 1 min, where the average nanocrystal size was 8-10 nm and obviously visible lattice fringes indicated crystallization of nanocrystals.

0003-6951/2007/91(26)/262104/3/\$23.00

91, 262104-1 140 113 38 11 00 100 01 May 2014 00:00:55

^{a)}Electronic mail: rickyyang.ee90g@nctu.edu.tw.



FIG. 2. Ideal energy band diagram for CeO_2 nanocrystal SONOS-type structures.

well.¹⁷ Zhang *et al.*²⁰ have reported that the CeO₂ band gap is 3.15 eV and Engström *et al.*²¹ have indicated that the conduction band offset between cerium oxide and silicon is 2.7 eV. The quantum well formed by the conduction band is deeper for CeO₂ NC structure than SONOS structure (2.7 eV compared to 1.05 eV).²²

The programming speed of the CeO_2 NCs memory devices with RTN₂ and RTO₂ annealing are shown in Fig. 3(a).



FIG. 3. (a) Programming speed characteristics of CeO₂ nanocrystal flash memory devices with different programming conditions as a function of time. (b) The erasing speed characteristics of the CeO₂ nanocrystal memory cell at different erasing voltages.



FIG. 4. Retention characteristics of CeO₂ nanocrystal flash memory devices with different RTA treatments and programming states.

The device is programed by CHE injection. When the program voltage increases to 10 V, the V_{th} shift increases rapidly and a memory window greater than 5 V was achieved within 1 ms. The large memory windows make the multilevel operation possible. The fact the programming speed is independent of annealing condition of the charge trapping centers, indicating that the programming speed is primarily dependent on the tunneling oxide. Figure 3(b) shows the erasing speeds at different voltages with a fixed V_d of 10 V. The device is erased band-to-band hot-hole (BBHH) injection. For the erasing speed operation, the device was programed under $V_g = 10$ V, $V_d = 9$ V with a duration of 0.1 ms. As observed, an increase in the negative gate bias resulted in a high erasing speed due to a higher electrical field for the BBHH injection. A fully erased state was fulfilled within 1 ms when operating two samples at $V_g = -7$ V and $V_d = 10$ V. We concluded that using the CHE for programming and the BBHH for erasing has achieved high P/E efficiency in the CeO₂ NC memory devices.

Figure 4 shows the data retention characteristics of the CeO₂ NC memory devices with different RTA treatments and programming states. The RTN₂ sample showed a smaller amount of charge loss at room temperature for a retention times up to 10^4 s than the RTO₂ sample. It is conjectured that the bulk traps of RTN₂ sample are deeper than RTO₂ sample so that the charge loss of RTN₂ sample is less than RTO_2 sample. This phenomenon can be ascribed to the fact that sufficiently deep trap energy levels exist in the CeO₂ NCs. At high temperature (85 °C), RTN₂ sample increased charge loss rapidly after 10^3 s. The result is because the charge loss of RTN₂ sample comes from the charge in the bulk traps. The electrons can be either trapped in these bulk defects or stay in the conduction band of the CeO₂ NCs and/or in the interface states between the CeO₂ NCs and SiO₂.^{17,22}

We have demonstrated higher P/E speed of 10/10 μ s with CeO₂ NC memory devices. The RTN CeO₂ NC trapping layers have a larger charge storage capacity and a longer retention time up to 10⁴ s with only 10% charge loss than the RTO sample due to deeper trap center. It is concluded that CeO₂ NCs can be used as discrete charge trapping sites for the SONOS-type memories.

The authors would like to thank the National Science Council of the Republic of China, Taiwan, for financially supporting this research under Contract No. NSC94-2215-E-009-064. The National Nano Device Laboratory, ROC, and Electronic and Optoelectronic Research Laboratories of Industrial Technology Research Institute are also appreciated for their technical assistance.

- ¹F. Wang, and R. Wordenweber, Thin Solid Films 227, 200 (1993).
- ²B. C. H. Steele, Solid State Ionics **12**, 391 (1984).
- ³M. Mogensen, N. M. Sammes, and G. A. Tompsett, Solid State Ionics **129**, 63 (2000).
- ⁴C. A. Copetti, H. Soltner, J. Schubert, W. Zander, O. Hollricher, Ch. Buchal, H. Schulz, N. Tellman, and N. Klein, Appl. Phys. Lett. **63**, 1429 (1993).
- ⁵J.-H. Yoo, Y.-W. Lee, S.-M. Hwang, H.-S. Yoon, H.-S. Jeong, J.-S. Kim, and C.-S. Yoo, Proceedings of the ISAF Symposium, 2001 (unpublished), Vol. 1, p. 495.
- ⁶L. Tye, N. A. El-Masry, T. Chikyow, P. McLarty, and S. M. Bedair, Appl. Phys. Lett. **65**, 3081 (1994).
- ⁷N. V. Skorodumova, R. Ahuja, S. I. Simak, I. A. Abrikosov, B. Johansson, and B. I. Lundqvist, Phys. Rev. B **64**, 115108 (2001).
- ⁸L. Kim, J. Kim, D. Jung, and Y. Roh, Appl. Phys. Lett. **76**, 1881 (2000).
 ⁹K. I. Han, Y. M. Park, S. Kim, S. H. Choi, K. J. Kim, I. H. Park, and B. G. Park, IEEE Trans. Electron Devices **54**, 359 (2007).
- ¹⁰T. H. Hou, C. Lee, V. Narayanan, U. Ganguly, and E. C. Kan, 64th Device Research Conference, 2006 (unpublished).

- ¹¹J. J. Lee, X. Wang, W. Bai, N. Lu, J. Liu, and D. L. Kwong, VLSI Tech. Dig. **2003**, 34.
- ¹²Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, IEEE Trans. Electron Devices **49**, 1614 (2002).
- ¹³T. H. Hou, V. Narayanan, U. Ganguly, and E. C. Kan, IEEE Trans. Electron Devices **53**, 3059 (2006).
- ¹⁴Y. H. Lin, C. H. Chien, C. T. Lin, C. Y. Chang, and T. F. Lei, IEEE Trans. Electron Devices 53, 782 (2006).
- ¹⁵H. C. You, F. H. Ko, and T. F. Lei, J. Electrochem. Soc. **153**, F94 (2006).
- ¹⁶H. C. You, T. H. Hsu, F. H. Ko, J. W. Huang, W. L. Yang, and T. F. Lei, IEEE Electron Device Lett. **27**, 653 (2006).
- ¹⁷J. H. Chen, Y. Q. Wang, W. J. Yoo, Y.-C. Yeo G. Samudra, D. S. H. Chan, A. Y. Du, and D.-L. Kwong, Tech. Dig. - Int. Electron Devices Meet. **51**, 1840 (2004).
- ¹⁸W. J. Tsai, N. K. Zous, C. J. Liu, C. H. Chen, T. Wang, S. Pan, and C. Y. Lu, Tech. Dig. Int. Electron Devices Meet. **2001**, 719.
- ¹⁹W. J. Tsai, C. C. Yeh, N. K. Zous, C. C. Liu, S. K. Cho, T. Wang, S. C. Pan, and C. Y. Lu, IEEE Trans. Electron Devices **51**, 443 (2004).
- ²⁰F. Zhang, S.-W. Chan, J. E. Spanier, E. Apak, Q. Jin, R. D. Robinson, and I. P. Herman, Appl. Phys. Lett. **80**, 127 (2002).
- ²¹O. Engström, B. Raeissi, S. Hall, O. Buiu, M. C. Lemme, H. D. B. Gottlob, P. K. Hurley, and K. Cherkaoui, Solid-State Electron. **51**, 662 (2007).
- ²²Y.-N. Tan, W.-K. Chim, B. J. Cho, and W.-K. Choi, IEEE Trans. Electron Devices **51**, 1143 (2004).