標題: | Analysis of shared-link AXI |
作者: | Chang, N. Y. -C. Liao, Y. -Z. Chang, T. -S. 電子工程學系及電子研究所 Department of Electronics Engineering and Institute of Electronics |
公開日期: | 1-Jul-2009 |
摘要: | Shared-link AXI provides decent communication performance and requires half the cost of its crossbar counterpart. The authors analysed the performance impact of the factors in a shared-link AXI system. The factors include interface buffer size, arbitration combination and task access setting (transfer mode mapping). A hybrid data locked transfer mode was also proposed to improve the performance due to AXI's extra transition cycle. The analysis is carried out by simulating a multi-core platform with a shared-link AXI backbone running a video phone application. The performance is evaluated in terms of bandwidth utilisation, average transaction latency and system task completion time. The analysis showed that channel-independent arbitration could contribute up to 23.2% of bandwidth utilisation and completion time difference. Moreover, the analysis suggests that the proposed hybrid data locked mode should be used only by long access latency devices. Such setting resulted in up to 21.1% completion time reduction compared with the setting without the hybrid data locked mode. The design options in shared-link AXI bus are also discussed. |
URI: | http://dx.doi.org/10.1049/iet-cdt.2008.0097 http://hdl.handle.net/11536/7038 |
ISSN: | 1751-8601 |
DOI: | 10.1049/iet-cdt.2008.0097 |
期刊: | IET COMPUTERS AND DIGITAL TECHNIQUES |
Volume: | 3 |
Issue: | 4 |
起始頁: | 373 |
結束頁: | 383 |
Appears in Collections: | Articles |
Files in This Item:
If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.