| 標題: | 低維韻律陣列設計上封閉解之研究 On the Closed-Form Mapping Conditions in Designing Lower-Dimensional Systolic Arrays |
| 作者: | 蔡中川 國立交通大學資訊工程學系 |
| 公開日期: | 2003 |
| 官方說明文件#: | NSC92-2213-E009-090 |
| URI: | http://hdl.handle.net/11536/92364 https://www.grb.gov.tw/search/planDetail?id=843470&docId=159785 |
| Appears in Collections: | Research Plans |
Files in This Item:
If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.
- 均勻相依演算法映射至格狀互連處理機陣列之通道相衝的檢查 / 蔡中川
- DATA FLOW REPRESENTATION OF ITERATIVE ALGORITHMS FOR SYSTOLIC ARRAYS / JEN, CW;KWAI, DM
- ON THE DESIGN OF VLSI ARRAYS FOR DISCRETE FOURIER-TRANSFORM / LIU, CM;JEN, CW
- REDUNDANCY DESIGN FOR A FAULT TOLERANT SYSTOLIC ARRAY / WANG, JJ;JEN, CW
- An approach to checking link conflicts in the mapping of uniform dependence algorithms into lower dimensional processor arrays / Ke, JY;Tsay, JC
- ON EQUIVALENT SYSTOLIC DESIGNS OF LU DECOMPOSITION AND ITS ALGEBRAIC REPRESENTATION / HOU, YC;TSAY, JC
Loading...