ESD implantations in 0.18-mu m salicided CMOS technology for on-chip ESD protection with layout consideration