<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

Parallel pixel processing using programmable gate arrays

Abstract

A reconfigurable hardware design permits very fast feature extraction from high frame rate video images. By implementing parallel pixel processing paths in programmable gate arrays, a wide range of image processing algorithms can be implemented in realtime.

Description

Citation

Endorsement

Review

Supplemented By

Referenced By