<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

Thermal-Aware Logic Block Placement for 3D FPGAs Considering Lateral Heat Dissipation