Title: Self-aligned top-gate thin film transistors and method for fabricating same
Authors: Zan Hsiao-Wen
Chen Wei-Tsung
Chou Cheng-Wei
Tsai Chuang-Chuang
Issue Date: 26-Jan-2012
Abstract: A self-aligned top-gate thin film transistor and a fabrication method thereof. The method includes preparing a substrate having sequentially formed thereon an oxide semiconductor layer, a dielectric layer, and a metallic layer, wherein the oxide semiconductor layer includes first and second connecting regions that are not covered by the dielectric layer and the metallic layer thereon respectively, the first and second connecting regions having a property of a conductor after undergone a heating process or an ultraviolet irradiation; and a source electrode and a drain electrode formed on the substrate and connected to the first and second connecting regions, respectively. Therefore, the contact resistance of the first and second connecting regions can be reduced without the process of ion dopants as required by prior art techniques, thereby simplifying the manufacturing process. Also, the source electrode and the drain electrode can be exactly relocated and further increase performance of the device.
Gov't Doc #: H01L029/12
H01L021/04
URI: http://hdl.handle.net/11536/105223
Patent Country: USA
Patent Number: 20120018718
Appears in Collections:Patents


Files in This Item:

  1. 20120018718.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.