Title: Sub-nW 5-GHz receiver front-end circuit design
Authors: Hsu, Tatao
Liu, Yen-Lin
Yen, Shu-Hui
Kuo, Chien-Nan
交大名義發表
National Chiao Tung University
Keywords: low power design;low-noise amplifier;single-balanced mixer
Issue Date: 2007
Abstract: In this work a 5-GHz receiver front-end is designed for the application of wireless sensor networks. The circuit topology is chosen available for low supply voltage below 1V The stability condition of the LNA circuit is ensured by adding reactive components. Total power consumption of the fabricated circuit is 0.86mW, of which 0.7mW goes to the LNA stage. The measured return loss and conversion gain are 11dB and 25dB, respectively. The noise figure is 12dB and the IIP3 is around -6.5dBm.
URI: http://hdl.handle.net/11536/12534
http://dx.doi.org/10.1109/SMIC.2007.322821
ISBN: 978-0-7803-9764-4
DOI: 10.1109/SMIC.2007.322821
Journal: 2007 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Digest of Papers
Begin Page: 205
End Page: 208
Appears in Collections:Conferences Paper


Files in This Item:

  1. 000245461300052.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.