| Title: | THE SIGNAL DELAY IN INTERCONNECTION LINES CONSIDERING THE EFFECTS OF SMALL-GEOMETRY CMOS INVERTERS |
| Authors: | SHIAU, MC WU, CY 電控工程研究所 Institute of Electrical and Control Engineering |
| Issue Date: | 1-Mar-1990 |
| URI: | http://dx.doi.org/10.1109/31.52736 http://hdl.handle.net/11536/4159 |
| ISSN: | 0098-4094 |
| DOI: | 10.1109/31.52736 |
| Journal: | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS |
| Volume: | 37 |
| Issue: | 3 |
| Begin Page: | 420 |
| End Page: | 425 |
| Appears in Collections: | Articles |
Files in This Item:
If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.
- DELAY MODELS AND SPEED IMPROVEMENT TECHNIQUES FOR RC TREE INTERCONNECTIONS AMONG SMALL-GEOMETRY CMOS INVERTERS / WU, CY;SHIAU, MC
- A Unified Detection Scheme for Crosstalk Effects in Interconnection Bus / Li, Katherine Shu-Min;Lee, Chung-Len;Su, Chauchin;Chen, Jwu E.
- Interconnect accelerating techniques for sub-100-nm gigascale systems / Huang, HY;Chen, SL
- Modeling of interconnect capacitance, delay, and crosstalk in VLSI / Wong, SC;Lee, GY;Ma, DJ
- EFFICIENT PHYSICAL TIMING MODELS FOR CMOS AND-OR-INVERTER AND OR-AND-INVERTER GATES AND THEIR APPLICATIONS / WU, CY;SHIAU, MC
Loading...