標題: A 65 nm 0.165 fJ/Bit/Search 256 x 144 TCAM Macro Design for IPv6 Lookup Tables
作者: Huang, Po-Tsang
Hwang, Wei
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
關鍵字: Butterfly match-line;hierarchy search-line;memory;power gating;TCAM;XOR conditional keeper
公開日期: 1-二月-2011
摘要: Ternary content addressable memory (TCAM) is extensively adopted in network systems. As routing tables become larger, energy consumption and leakage current become increasingly important issues in the design of TCAM in nano-scale technologies. This work presents a novel 65 nm energy-efficient TCAM macro design for IPv6 applications. The proposed TCAM employs the concept of architecture and circuit co-design. To achieve an energy-efficient TCAM architecture, a butterfly match-line scheme and a hierarchy search-line scheme are developed to reduce significantly both the search time and power consumption. The match-lines are also implemented using noise-tolerant XOR-based conditional keepers to reduce not only the search time but also the power consumption. To reduce the increasing leakage power in advanced technologies, the proposed TCAM design utilizes two power gating techniques, namely super cut-off power gating and multi-mode data-retention power gating. An energy-efficient 256 x 144 TCAM macro is implemented using UMC 65 nm CMOS technology, and the experimental results demonstrate a leakage power reduction of 19.3% and an energy metric of the TCAM macro of 0.165 fJ/bit/search.
URI: http://dx.doi.org/10.1109/JSSC.2010.2082270
http://hdl.handle.net/11536/25815
ISSN: 0018-9200
DOI: 10.1109/JSSC.2010.2082270
期刊: IEEE JOURNAL OF SOLID-STATE CIRCUITS
Volume: 46
Issue: 2
起始頁: 507
結束頁: 519
顯示於類別:期刊論文


文件中的檔案:

  1. 000286675200014.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。